1
2
3
4
5
6
7
8
9
10
11
12
13#include <asm/mach/arch.h>
14#include <asm/mach/map.h>
15
16#include <linux/dma-mapping.h>
17#include <linux/gpio.h>
18#include <linux/platform_device.h>
19#include <linux/i2c-gpio.h>
20
21#include <linux/fb.h>
22#include <video/atmel_lcdc.h>
23
24#include <mach/board.h>
25#include <mach/at91sam9261.h>
26#include <mach/at91sam9261_matrix.h>
27#include <mach/at91_matrix.h>
28#include <mach/at91sam9_smc.h>
29
30#include "generic.h"
31
32
33
34
35
36
37#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
38static u64 ohci_dmamask = DMA_BIT_MASK(32);
39static struct at91_usbh_data usbh_data;
40
41static struct resource usbh_resources[] = {
42 [0] = {
43 .start = AT91SAM9261_UHP_BASE,
44 .end = AT91SAM9261_UHP_BASE + SZ_1M - 1,
45 .flags = IORESOURCE_MEM,
46 },
47 [1] = {
48 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_UHP,
49 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_UHP,
50 .flags = IORESOURCE_IRQ,
51 },
52};
53
54static struct platform_device at91sam9261_usbh_device = {
55 .name = "at91_ohci",
56 .id = -1,
57 .dev = {
58 .dma_mask = &ohci_dmamask,
59 .coherent_dma_mask = DMA_BIT_MASK(32),
60 .platform_data = &usbh_data,
61 },
62 .resource = usbh_resources,
63 .num_resources = ARRAY_SIZE(usbh_resources),
64};
65
66void __init at91_add_device_usbh(struct at91_usbh_data *data)
67{
68 int i;
69
70 if (!data)
71 return;
72
73
74 for (i = 0; i < data->ports; i++) {
75 if (data->overcurrent_pin[i])
76 at91_set_gpio_input(data->overcurrent_pin[i], 1);
77 }
78
79 usbh_data = *data;
80 platform_device_register(&at91sam9261_usbh_device);
81}
82#else
83void __init at91_add_device_usbh(struct at91_usbh_data *data) {}
84#endif
85
86
87
88
89
90
91#if defined(CONFIG_USB_AT91) || defined(CONFIG_USB_AT91_MODULE)
92static struct at91_udc_data udc_data;
93
94static struct resource udc_resources[] = {
95 [0] = {
96 .start = AT91SAM9261_BASE_UDP,
97 .end = AT91SAM9261_BASE_UDP + SZ_16K - 1,
98 .flags = IORESOURCE_MEM,
99 },
100 [1] = {
101 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_UDP,
102 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_UDP,
103 .flags = IORESOURCE_IRQ,
104 },
105};
106
107static struct platform_device at91sam9261_udc_device = {
108 .name = "at91_udc",
109 .id = -1,
110 .dev = {
111 .platform_data = &udc_data,
112 },
113 .resource = udc_resources,
114 .num_resources = ARRAY_SIZE(udc_resources),
115};
116
117void __init at91_add_device_udc(struct at91_udc_data *data)
118{
119 if (!data)
120 return;
121
122 if (gpio_is_valid(data->vbus_pin)) {
123 at91_set_gpio_input(data->vbus_pin, 0);
124 at91_set_deglitch(data->vbus_pin, 1);
125 }
126
127
128
129 udc_data = *data;
130 platform_device_register(&at91sam9261_udc_device);
131}
132#else
133void __init at91_add_device_udc(struct at91_udc_data *data) {}
134#endif
135
136
137
138
139
140#if defined(CONFIG_MMC_AT91) || defined(CONFIG_MMC_AT91_MODULE)
141static u64 mmc_dmamask = DMA_BIT_MASK(32);
142static struct at91_mmc_data mmc_data;
143
144static struct resource mmc_resources[] = {
145 [0] = {
146 .start = AT91SAM9261_BASE_MCI,
147 .end = AT91SAM9261_BASE_MCI + SZ_16K - 1,
148 .flags = IORESOURCE_MEM,
149 },
150 [1] = {
151 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_MCI,
152 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_MCI,
153 .flags = IORESOURCE_IRQ,
154 },
155};
156
157static struct platform_device at91sam9261_mmc_device = {
158 .name = "at91_mci",
159 .id = -1,
160 .dev = {
161 .dma_mask = &mmc_dmamask,
162 .coherent_dma_mask = DMA_BIT_MASK(32),
163 .platform_data = &mmc_data,
164 },
165 .resource = mmc_resources,
166 .num_resources = ARRAY_SIZE(mmc_resources),
167};
168
169void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data)
170{
171 if (!data)
172 return;
173
174
175 if (gpio_is_valid(data->det_pin)) {
176 at91_set_gpio_input(data->det_pin, 1);
177 at91_set_deglitch(data->det_pin, 1);
178 }
179 if (gpio_is_valid(data->wp_pin))
180 at91_set_gpio_input(data->wp_pin, 1);
181 if (gpio_is_valid(data->vcc_pin))
182 at91_set_gpio_output(data->vcc_pin, 0);
183
184
185 at91_set_B_periph(AT91_PIN_PA2, 0);
186
187
188 at91_set_B_periph(AT91_PIN_PA1, 1);
189
190
191 at91_set_B_periph(AT91_PIN_PA0, 1);
192 if (data->wire4) {
193 at91_set_B_periph(AT91_PIN_PA4, 1);
194 at91_set_B_periph(AT91_PIN_PA5, 1);
195 at91_set_B_periph(AT91_PIN_PA6, 1);
196 }
197
198 mmc_data = *data;
199 platform_device_register(&at91sam9261_mmc_device);
200}
201#else
202void __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data) {}
203#endif
204
205
206
207
208
209
210#if defined(CONFIG_MTD_NAND_ATMEL) || defined(CONFIG_MTD_NAND_ATMEL_MODULE)
211static struct atmel_nand_data nand_data;
212
213#define NAND_BASE AT91_CHIPSELECT_3
214
215static struct resource nand_resources[] = {
216 {
217 .start = NAND_BASE,
218 .end = NAND_BASE + SZ_256M - 1,
219 .flags = IORESOURCE_MEM,
220 }
221};
222
223static struct platform_device atmel_nand_device = {
224 .name = "atmel_nand",
225 .id = -1,
226 .dev = {
227 .platform_data = &nand_data,
228 },
229 .resource = nand_resources,
230 .num_resources = ARRAY_SIZE(nand_resources),
231};
232
233void __init at91_add_device_nand(struct atmel_nand_data *data)
234{
235 unsigned long csa;
236
237 if (!data)
238 return;
239
240 csa = at91_matrix_read(AT91_MATRIX_EBICSA);
241 at91_matrix_write(AT91_MATRIX_EBICSA, csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA);
242
243
244 if (gpio_is_valid(data->enable_pin))
245 at91_set_gpio_output(data->enable_pin, 1);
246
247
248 if (gpio_is_valid(data->rdy_pin))
249 at91_set_gpio_input(data->rdy_pin, 1);
250
251
252 if (gpio_is_valid(data->det_pin))
253 at91_set_gpio_input(data->det_pin, 1);
254
255 at91_set_A_periph(AT91_PIN_PC0, 0);
256 at91_set_A_periph(AT91_PIN_PC1, 0);
257
258 nand_data = *data;
259 platform_device_register(&atmel_nand_device);
260}
261
262#else
263void __init at91_add_device_nand(struct atmel_nand_data *data) {}
264#endif
265
266
267
268
269
270
271
272
273
274
275
276#if defined(CONFIG_I2C_GPIO) || defined(CONFIG_I2C_GPIO_MODULE)
277
278static struct i2c_gpio_platform_data pdata = {
279 .sda_pin = AT91_PIN_PA7,
280 .sda_is_open_drain = 1,
281 .scl_pin = AT91_PIN_PA8,
282 .scl_is_open_drain = 1,
283 .udelay = 2,
284};
285
286static struct platform_device at91sam9261_twi_device = {
287 .name = "i2c-gpio",
288 .id = -1,
289 .dev.platform_data = &pdata,
290};
291
292void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)
293{
294 at91_set_GPIO_periph(AT91_PIN_PA7, 1);
295 at91_set_multi_drive(AT91_PIN_PA7, 1);
296
297 at91_set_GPIO_periph(AT91_PIN_PA8, 1);
298 at91_set_multi_drive(AT91_PIN_PA8, 1);
299
300 i2c_register_board_info(0, devices, nr_devices);
301 platform_device_register(&at91sam9261_twi_device);
302}
303
304#elif defined(CONFIG_I2C_AT91) || defined(CONFIG_I2C_AT91_MODULE)
305
306static struct resource twi_resources[] = {
307 [0] = {
308 .start = AT91SAM9261_BASE_TWI,
309 .end = AT91SAM9261_BASE_TWI + SZ_16K - 1,
310 .flags = IORESOURCE_MEM,
311 },
312 [1] = {
313 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_TWI,
314 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_TWI,
315 .flags = IORESOURCE_IRQ,
316 },
317};
318
319static struct platform_device at91sam9261_twi_device = {
320 .name = "at91_i2c",
321 .id = -1,
322 .resource = twi_resources,
323 .num_resources = ARRAY_SIZE(twi_resources),
324};
325
326void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)
327{
328
329 at91_set_A_periph(AT91_PIN_PA7, 0);
330 at91_set_multi_drive(AT91_PIN_PA7, 1);
331
332 at91_set_A_periph(AT91_PIN_PA8, 0);
333 at91_set_multi_drive(AT91_PIN_PA8, 1);
334
335 i2c_register_board_info(0, devices, nr_devices);
336 platform_device_register(&at91sam9261_twi_device);
337}
338#else
339void __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) {}
340#endif
341
342
343
344
345
346
347#if defined(CONFIG_SPI_ATMEL) || defined(CONFIG_SPI_ATMEL_MODULE)
348static u64 spi_dmamask = DMA_BIT_MASK(32);
349
350static struct resource spi0_resources[] = {
351 [0] = {
352 .start = AT91SAM9261_BASE_SPI0,
353 .end = AT91SAM9261_BASE_SPI0 + SZ_16K - 1,
354 .flags = IORESOURCE_MEM,
355 },
356 [1] = {
357 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_SPI0,
358 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_SPI0,
359 .flags = IORESOURCE_IRQ,
360 },
361};
362
363static struct platform_device at91sam9261_spi0_device = {
364 .name = "atmel_spi",
365 .id = 0,
366 .dev = {
367 .dma_mask = &spi_dmamask,
368 .coherent_dma_mask = DMA_BIT_MASK(32),
369 },
370 .resource = spi0_resources,
371 .num_resources = ARRAY_SIZE(spi0_resources),
372};
373
374static const unsigned spi0_standard_cs[4] = { AT91_PIN_PA3, AT91_PIN_PA4, AT91_PIN_PA5, AT91_PIN_PA6 };
375
376static struct resource spi1_resources[] = {
377 [0] = {
378 .start = AT91SAM9261_BASE_SPI1,
379 .end = AT91SAM9261_BASE_SPI1 + SZ_16K - 1,
380 .flags = IORESOURCE_MEM,
381 },
382 [1] = {
383 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_SPI1,
384 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_SPI1,
385 .flags = IORESOURCE_IRQ,
386 },
387};
388
389static struct platform_device at91sam9261_spi1_device = {
390 .name = "atmel_spi",
391 .id = 1,
392 .dev = {
393 .dma_mask = &spi_dmamask,
394 .coherent_dma_mask = DMA_BIT_MASK(32),
395 },
396 .resource = spi1_resources,
397 .num_resources = ARRAY_SIZE(spi1_resources),
398};
399
400static const unsigned spi1_standard_cs[4] = { AT91_PIN_PB28, AT91_PIN_PA24, AT91_PIN_PA25, AT91_PIN_PA26 };
401
402void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices)
403{
404 int i;
405 unsigned long cs_pin;
406 short enable_spi0 = 0;
407 short enable_spi1 = 0;
408
409
410 for (i = 0; i < nr_devices; i++) {
411 if (devices[i].controller_data)
412 cs_pin = (unsigned long) devices[i].controller_data;
413 else if (devices[i].bus_num == 0)
414 cs_pin = spi0_standard_cs[devices[i].chip_select];
415 else
416 cs_pin = spi1_standard_cs[devices[i].chip_select];
417
418 if (!gpio_is_valid(cs_pin))
419 continue;
420
421 if (devices[i].bus_num == 0)
422 enable_spi0 = 1;
423 else
424 enable_spi1 = 1;
425
426
427 at91_set_gpio_output(cs_pin, 1);
428
429
430 devices[i].controller_data = (void *) cs_pin;
431 }
432
433 spi_register_board_info(devices, nr_devices);
434
435
436 if (enable_spi0) {
437 at91_set_A_periph(AT91_PIN_PA0, 0);
438 at91_set_A_periph(AT91_PIN_PA1, 0);
439 at91_set_A_periph(AT91_PIN_PA2, 0);
440
441 platform_device_register(&at91sam9261_spi0_device);
442 }
443 if (enable_spi1) {
444 at91_set_A_periph(AT91_PIN_PB30, 0);
445 at91_set_A_periph(AT91_PIN_PB31, 0);
446 at91_set_A_periph(AT91_PIN_PB29, 0);
447
448 platform_device_register(&at91sam9261_spi1_device);
449 }
450}
451#else
452void __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) {}
453#endif
454
455
456
457
458
459
460#if defined(CONFIG_FB_ATMEL) || defined(CONFIG_FB_ATMEL_MODULE)
461static u64 lcdc_dmamask = DMA_BIT_MASK(32);
462static struct atmel_lcdfb_info lcdc_data;
463
464static struct resource lcdc_resources[] = {
465 [0] = {
466 .start = AT91SAM9261_LCDC_BASE,
467 .end = AT91SAM9261_LCDC_BASE + SZ_4K - 1,
468 .flags = IORESOURCE_MEM,
469 },
470 [1] = {
471 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_LCDC,
472 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_LCDC,
473 .flags = IORESOURCE_IRQ,
474 },
475#if defined(CONFIG_FB_INTSRAM)
476 [2] = {
477 .start = AT91SAM9261_SRAM_BASE,
478 .end = AT91SAM9261_SRAM_BASE + AT91SAM9261_SRAM_SIZE - 1,
479 .flags = IORESOURCE_MEM,
480 },
481#endif
482};
483
484static struct platform_device at91_lcdc_device = {
485 .name = "atmel_lcdfb",
486 .id = 0,
487 .dev = {
488 .dma_mask = &lcdc_dmamask,
489 .coherent_dma_mask = DMA_BIT_MASK(32),
490 .platform_data = &lcdc_data,
491 },
492 .resource = lcdc_resources,
493 .num_resources = ARRAY_SIZE(lcdc_resources),
494};
495
496void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data)
497{
498 if (!data) {
499 return;
500 }
501
502#if defined(CONFIG_FB_ATMEL_STN)
503 at91_set_A_periph(AT91_PIN_PB0, 0);
504 at91_set_A_periph(AT91_PIN_PB1, 0);
505 at91_set_A_periph(AT91_PIN_PB2, 0);
506 at91_set_A_periph(AT91_PIN_PB3, 0);
507 at91_set_A_periph(AT91_PIN_PB4, 0);
508 at91_set_A_periph(AT91_PIN_PB5, 0);
509 at91_set_A_periph(AT91_PIN_PB6, 0);
510 at91_set_A_periph(AT91_PIN_PB7, 0);
511 at91_set_A_periph(AT91_PIN_PB8, 0);
512#else
513 at91_set_A_periph(AT91_PIN_PB1, 0);
514 at91_set_A_periph(AT91_PIN_PB2, 0);
515 at91_set_A_periph(AT91_PIN_PB3, 0);
516 at91_set_A_periph(AT91_PIN_PB4, 0);
517 at91_set_A_periph(AT91_PIN_PB7, 0);
518 at91_set_A_periph(AT91_PIN_PB8, 0);
519 at91_set_A_periph(AT91_PIN_PB9, 0);
520 at91_set_A_periph(AT91_PIN_PB10, 0);
521 at91_set_A_periph(AT91_PIN_PB11, 0);
522 at91_set_A_periph(AT91_PIN_PB12, 0);
523 at91_set_A_periph(AT91_PIN_PB15, 0);
524 at91_set_A_periph(AT91_PIN_PB16, 0);
525 at91_set_A_periph(AT91_PIN_PB17, 0);
526 at91_set_A_periph(AT91_PIN_PB18, 0);
527 at91_set_A_periph(AT91_PIN_PB19, 0);
528 at91_set_A_periph(AT91_PIN_PB20, 0);
529 at91_set_B_periph(AT91_PIN_PB23, 0);
530 at91_set_B_periph(AT91_PIN_PB24, 0);
531 at91_set_B_periph(AT91_PIN_PB25, 0);
532 at91_set_B_periph(AT91_PIN_PB26, 0);
533 at91_set_B_periph(AT91_PIN_PB27, 0);
534 at91_set_B_periph(AT91_PIN_PB28, 0);
535#endif
536
537 if (ARRAY_SIZE(lcdc_resources) > 2) {
538 void __iomem *fb;
539 struct resource *fb_res = &lcdc_resources[2];
540 size_t fb_len = resource_size(fb_res);
541
542 fb = ioremap(fb_res->start, fb_len);
543 if (fb) {
544 memset(fb, 0, fb_len);
545 iounmap(fb);
546 }
547 }
548 lcdc_data = *data;
549 platform_device_register(&at91_lcdc_device);
550}
551#else
552void __init at91_add_device_lcdc(struct atmel_lcdfb_info *data) {}
553#endif
554
555
556
557
558
559
560#ifdef CONFIG_ATMEL_TCLIB
561
562static struct resource tcb_resources[] = {
563 [0] = {
564 .start = AT91SAM9261_BASE_TCB0,
565 .end = AT91SAM9261_BASE_TCB0 + SZ_16K - 1,
566 .flags = IORESOURCE_MEM,
567 },
568 [1] = {
569 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_TC0,
570 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_TC0,
571 .flags = IORESOURCE_IRQ,
572 },
573 [2] = {
574 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_TC1,
575 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_TC1,
576 .flags = IORESOURCE_IRQ,
577 },
578 [3] = {
579 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_TC2,
580 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_TC2,
581 .flags = IORESOURCE_IRQ,
582 },
583};
584
585static struct platform_device at91sam9261_tcb_device = {
586 .name = "atmel_tcb",
587 .id = 0,
588 .resource = tcb_resources,
589 .num_resources = ARRAY_SIZE(tcb_resources),
590};
591
592static void __init at91_add_device_tc(void)
593{
594 platform_device_register(&at91sam9261_tcb_device);
595}
596#else
597static void __init at91_add_device_tc(void) { }
598#endif
599
600
601
602
603
604
605static struct resource rtt_resources[] = {
606 {
607 .start = AT91SAM9261_BASE_RTT,
608 .end = AT91SAM9261_BASE_RTT + SZ_16 - 1,
609 .flags = IORESOURCE_MEM,
610 }, {
611 .flags = IORESOURCE_MEM,
612 }, {
613 .flags = IORESOURCE_IRQ,
614 }
615};
616
617static struct platform_device at91sam9261_rtt_device = {
618 .name = "at91_rtt",
619 .id = 0,
620 .resource = rtt_resources,
621};
622
623#if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9)
624static void __init at91_add_device_rtt_rtc(void)
625{
626 at91sam9261_rtt_device.name = "rtc-at91sam9";
627
628
629
630
631 at91sam9261_rtt_device.num_resources = 3;
632 rtt_resources[1].start = AT91SAM9261_BASE_GPBR +
633 4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
634 rtt_resources[1].end = rtt_resources[1].start + 3;
635 rtt_resources[2].start = NR_IRQS_LEGACY + AT91_ID_SYS;
636 rtt_resources[2].end = NR_IRQS_LEGACY + AT91_ID_SYS;
637}
638#else
639static void __init at91_add_device_rtt_rtc(void)
640{
641
642 at91sam9261_rtt_device.num_resources = 1;
643}
644#endif
645
646static void __init at91_add_device_rtt(void)
647{
648 at91_add_device_rtt_rtc();
649 platform_device_register(&at91sam9261_rtt_device);
650}
651
652
653
654
655
656
657#if defined(CONFIG_AT91SAM9X_WATCHDOG) || defined(CONFIG_AT91SAM9X_WATCHDOG_MODULE)
658static struct resource wdt_resources[] = {
659 {
660 .start = AT91SAM9261_BASE_WDT,
661 .end = AT91SAM9261_BASE_WDT + SZ_16 - 1,
662 .flags = IORESOURCE_MEM,
663 }
664};
665
666static struct platform_device at91sam9261_wdt_device = {
667 .name = "at91_wdt",
668 .id = -1,
669 .resource = wdt_resources,
670 .num_resources = ARRAY_SIZE(wdt_resources),
671};
672
673static void __init at91_add_device_watchdog(void)
674{
675 platform_device_register(&at91sam9261_wdt_device);
676}
677#else
678static void __init at91_add_device_watchdog(void) {}
679#endif
680
681
682
683
684
685
686#if defined(CONFIG_ATMEL_SSC) || defined(CONFIG_ATMEL_SSC_MODULE)
687static u64 ssc0_dmamask = DMA_BIT_MASK(32);
688
689static struct resource ssc0_resources[] = {
690 [0] = {
691 .start = AT91SAM9261_BASE_SSC0,
692 .end = AT91SAM9261_BASE_SSC0 + SZ_16K - 1,
693 .flags = IORESOURCE_MEM,
694 },
695 [1] = {
696 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC0,
697 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC0,
698 .flags = IORESOURCE_IRQ,
699 },
700};
701
702static struct platform_device at91sam9261_ssc0_device = {
703 .name = "ssc",
704 .id = 0,
705 .dev = {
706 .dma_mask = &ssc0_dmamask,
707 .coherent_dma_mask = DMA_BIT_MASK(32),
708 },
709 .resource = ssc0_resources,
710 .num_resources = ARRAY_SIZE(ssc0_resources),
711};
712
713static inline void configure_ssc0_pins(unsigned pins)
714{
715 if (pins & ATMEL_SSC_TF)
716 at91_set_A_periph(AT91_PIN_PB21, 1);
717 if (pins & ATMEL_SSC_TK)
718 at91_set_A_periph(AT91_PIN_PB22, 1);
719 if (pins & ATMEL_SSC_TD)
720 at91_set_A_periph(AT91_PIN_PB23, 1);
721 if (pins & ATMEL_SSC_RD)
722 at91_set_A_periph(AT91_PIN_PB24, 1);
723 if (pins & ATMEL_SSC_RK)
724 at91_set_A_periph(AT91_PIN_PB25, 1);
725 if (pins & ATMEL_SSC_RF)
726 at91_set_A_periph(AT91_PIN_PB26, 1);
727}
728
729static u64 ssc1_dmamask = DMA_BIT_MASK(32);
730
731static struct resource ssc1_resources[] = {
732 [0] = {
733 .start = AT91SAM9261_BASE_SSC1,
734 .end = AT91SAM9261_BASE_SSC1 + SZ_16K - 1,
735 .flags = IORESOURCE_MEM,
736 },
737 [1] = {
738 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC1,
739 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC1,
740 .flags = IORESOURCE_IRQ,
741 },
742};
743
744static struct platform_device at91sam9261_ssc1_device = {
745 .name = "ssc",
746 .id = 1,
747 .dev = {
748 .dma_mask = &ssc1_dmamask,
749 .coherent_dma_mask = DMA_BIT_MASK(32),
750 },
751 .resource = ssc1_resources,
752 .num_resources = ARRAY_SIZE(ssc1_resources),
753};
754
755static inline void configure_ssc1_pins(unsigned pins)
756{
757 if (pins & ATMEL_SSC_TF)
758 at91_set_B_periph(AT91_PIN_PA17, 1);
759 if (pins & ATMEL_SSC_TK)
760 at91_set_B_periph(AT91_PIN_PA18, 1);
761 if (pins & ATMEL_SSC_TD)
762 at91_set_B_periph(AT91_PIN_PA19, 1);
763 if (pins & ATMEL_SSC_RD)
764 at91_set_B_periph(AT91_PIN_PA20, 1);
765 if (pins & ATMEL_SSC_RK)
766 at91_set_B_periph(AT91_PIN_PA21, 1);
767 if (pins & ATMEL_SSC_RF)
768 at91_set_B_periph(AT91_PIN_PA22, 1);
769}
770
771static u64 ssc2_dmamask = DMA_BIT_MASK(32);
772
773static struct resource ssc2_resources[] = {
774 [0] = {
775 .start = AT91SAM9261_BASE_SSC2,
776 .end = AT91SAM9261_BASE_SSC2 + SZ_16K - 1,
777 .flags = IORESOURCE_MEM,
778 },
779 [1] = {
780 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC2,
781 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_SSC2,
782 .flags = IORESOURCE_IRQ,
783 },
784};
785
786static struct platform_device at91sam9261_ssc2_device = {
787 .name = "ssc",
788 .id = 2,
789 .dev = {
790 .dma_mask = &ssc2_dmamask,
791 .coherent_dma_mask = DMA_BIT_MASK(32),
792 },
793 .resource = ssc2_resources,
794 .num_resources = ARRAY_SIZE(ssc2_resources),
795};
796
797static inline void configure_ssc2_pins(unsigned pins)
798{
799 if (pins & ATMEL_SSC_TF)
800 at91_set_B_periph(AT91_PIN_PC25, 1);
801 if (pins & ATMEL_SSC_TK)
802 at91_set_B_periph(AT91_PIN_PC26, 1);
803 if (pins & ATMEL_SSC_TD)
804 at91_set_B_periph(AT91_PIN_PC27, 1);
805 if (pins & ATMEL_SSC_RD)
806 at91_set_B_periph(AT91_PIN_PC28, 1);
807 if (pins & ATMEL_SSC_RK)
808 at91_set_B_periph(AT91_PIN_PC29, 1);
809 if (pins & ATMEL_SSC_RF)
810 at91_set_B_periph(AT91_PIN_PC30, 1);
811}
812
813
814
815
816
817
818
819void __init at91_add_device_ssc(unsigned id, unsigned pins)
820{
821 struct platform_device *pdev;
822
823
824
825
826
827 switch (id) {
828 case AT91SAM9261_ID_SSC0:
829 pdev = &at91sam9261_ssc0_device;
830 configure_ssc0_pins(pins);
831 break;
832 case AT91SAM9261_ID_SSC1:
833 pdev = &at91sam9261_ssc1_device;
834 configure_ssc1_pins(pins);
835 break;
836 case AT91SAM9261_ID_SSC2:
837 pdev = &at91sam9261_ssc2_device;
838 configure_ssc2_pins(pins);
839 break;
840 default:
841 return;
842 }
843
844 platform_device_register(pdev);
845}
846
847#else
848void __init at91_add_device_ssc(unsigned id, unsigned pins) {}
849#endif
850
851
852
853
854
855
856#if defined(CONFIG_SERIAL_ATMEL)
857static struct resource dbgu_resources[] = {
858 [0] = {
859 .start = AT91SAM9261_BASE_DBGU,
860 .end = AT91SAM9261_BASE_DBGU + SZ_512 - 1,
861 .flags = IORESOURCE_MEM,
862 },
863 [1] = {
864 .start = NR_IRQS_LEGACY + AT91_ID_SYS,
865 .end = NR_IRQS_LEGACY + AT91_ID_SYS,
866 .flags = IORESOURCE_IRQ,
867 },
868};
869
870static struct atmel_uart_data dbgu_data = {
871 .use_dma_tx = 0,
872 .use_dma_rx = 0,
873};
874
875static u64 dbgu_dmamask = DMA_BIT_MASK(32);
876
877static struct platform_device at91sam9261_dbgu_device = {
878 .name = "atmel_usart",
879 .id = 0,
880 .dev = {
881 .dma_mask = &dbgu_dmamask,
882 .coherent_dma_mask = DMA_BIT_MASK(32),
883 .platform_data = &dbgu_data,
884 },
885 .resource = dbgu_resources,
886 .num_resources = ARRAY_SIZE(dbgu_resources),
887};
888
889static inline void configure_dbgu_pins(void)
890{
891 at91_set_A_periph(AT91_PIN_PA9, 0);
892 at91_set_A_periph(AT91_PIN_PA10, 1);
893}
894
895static struct resource uart0_resources[] = {
896 [0] = {
897 .start = AT91SAM9261_BASE_US0,
898 .end = AT91SAM9261_BASE_US0 + SZ_16K - 1,
899 .flags = IORESOURCE_MEM,
900 },
901 [1] = {
902 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_US0,
903 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_US0,
904 .flags = IORESOURCE_IRQ,
905 },
906};
907
908static struct atmel_uart_data uart0_data = {
909 .use_dma_tx = 1,
910 .use_dma_rx = 1,
911};
912
913static u64 uart0_dmamask = DMA_BIT_MASK(32);
914
915static struct platform_device at91sam9261_uart0_device = {
916 .name = "atmel_usart",
917 .id = 1,
918 .dev = {
919 .dma_mask = &uart0_dmamask,
920 .coherent_dma_mask = DMA_BIT_MASK(32),
921 .platform_data = &uart0_data,
922 },
923 .resource = uart0_resources,
924 .num_resources = ARRAY_SIZE(uart0_resources),
925};
926
927static inline void configure_usart0_pins(unsigned pins)
928{
929 at91_set_A_periph(AT91_PIN_PC8, 1);
930 at91_set_A_periph(AT91_PIN_PC9, 0);
931
932 if (pins & ATMEL_UART_RTS)
933 at91_set_A_periph(AT91_PIN_PC10, 0);
934 if (pins & ATMEL_UART_CTS)
935 at91_set_A_periph(AT91_PIN_PC11, 0);
936}
937
938static struct resource uart1_resources[] = {
939 [0] = {
940 .start = AT91SAM9261_BASE_US1,
941 .end = AT91SAM9261_BASE_US1 + SZ_16K - 1,
942 .flags = IORESOURCE_MEM,
943 },
944 [1] = {
945 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_US1,
946 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_US1,
947 .flags = IORESOURCE_IRQ,
948 },
949};
950
951static struct atmel_uart_data uart1_data = {
952 .use_dma_tx = 1,
953 .use_dma_rx = 1,
954};
955
956static u64 uart1_dmamask = DMA_BIT_MASK(32);
957
958static struct platform_device at91sam9261_uart1_device = {
959 .name = "atmel_usart",
960 .id = 2,
961 .dev = {
962 .dma_mask = &uart1_dmamask,
963 .coherent_dma_mask = DMA_BIT_MASK(32),
964 .platform_data = &uart1_data,
965 },
966 .resource = uart1_resources,
967 .num_resources = ARRAY_SIZE(uart1_resources),
968};
969
970static inline void configure_usart1_pins(unsigned pins)
971{
972 at91_set_A_periph(AT91_PIN_PC12, 1);
973 at91_set_A_periph(AT91_PIN_PC13, 0);
974
975 if (pins & ATMEL_UART_RTS)
976 at91_set_B_periph(AT91_PIN_PA12, 0);
977 if (pins & ATMEL_UART_CTS)
978 at91_set_B_periph(AT91_PIN_PA13, 0);
979}
980
981static struct resource uart2_resources[] = {
982 [0] = {
983 .start = AT91SAM9261_BASE_US2,
984 .end = AT91SAM9261_BASE_US2 + SZ_16K - 1,
985 .flags = IORESOURCE_MEM,
986 },
987 [1] = {
988 .start = NR_IRQS_LEGACY + AT91SAM9261_ID_US2,
989 .end = NR_IRQS_LEGACY + AT91SAM9261_ID_US2,
990 .flags = IORESOURCE_IRQ,
991 },
992};
993
994static struct atmel_uart_data uart2_data = {
995 .use_dma_tx = 1,
996 .use_dma_rx = 1,
997};
998
999static u64 uart2_dmamask = DMA_BIT_MASK(32);
1000
1001static struct platform_device at91sam9261_uart2_device = {
1002 .name = "atmel_usart",
1003 .id = 3,
1004 .dev = {
1005 .dma_mask = &uart2_dmamask,
1006 .coherent_dma_mask = DMA_BIT_MASK(32),
1007 .platform_data = &uart2_data,
1008 },
1009 .resource = uart2_resources,
1010 .num_resources = ARRAY_SIZE(uart2_resources),
1011};
1012
1013static inline void configure_usart2_pins(unsigned pins)
1014{
1015 at91_set_A_periph(AT91_PIN_PC15, 0);
1016 at91_set_A_periph(AT91_PIN_PC14, 1);
1017
1018 if (pins & ATMEL_UART_RTS)
1019 at91_set_B_periph(AT91_PIN_PA15, 0);
1020 if (pins & ATMEL_UART_CTS)
1021 at91_set_B_periph(AT91_PIN_PA16, 0);
1022}
1023
1024static struct platform_device *__initdata at91_uarts[ATMEL_MAX_UART];
1025
1026void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins)
1027{
1028 struct platform_device *pdev;
1029 struct atmel_uart_data *pdata;
1030
1031 switch (id) {
1032 case 0:
1033 pdev = &at91sam9261_dbgu_device;
1034 configure_dbgu_pins();
1035 break;
1036 case AT91SAM9261_ID_US0:
1037 pdev = &at91sam9261_uart0_device;
1038 configure_usart0_pins(pins);
1039 break;
1040 case AT91SAM9261_ID_US1:
1041 pdev = &at91sam9261_uart1_device;
1042 configure_usart1_pins(pins);
1043 break;
1044 case AT91SAM9261_ID_US2:
1045 pdev = &at91sam9261_uart2_device;
1046 configure_usart2_pins(pins);
1047 break;
1048 default:
1049 return;
1050 }
1051 pdata = pdev->dev.platform_data;
1052 pdata->num = portnr;
1053
1054 if (portnr < ATMEL_MAX_UART)
1055 at91_uarts[portnr] = pdev;
1056}
1057
1058void __init at91_add_device_serial(void)
1059{
1060 int i;
1061
1062 for (i = 0; i < ATMEL_MAX_UART; i++) {
1063 if (at91_uarts[i])
1064 platform_device_register(at91_uarts[i]);
1065 }
1066}
1067#else
1068void __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) {}
1069void __init at91_add_device_serial(void) {}
1070#endif
1071
1072
1073
1074
1075
1076
1077
1078
1079static int __init at91_add_standard_devices(void)
1080{
1081 at91_add_device_rtt();
1082 at91_add_device_watchdog();
1083 at91_add_device_tc();
1084 return 0;
1085}
1086
1087arch_initcall(at91_add_standard_devices);
1088
