1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#ifndef _I40E_TYPE_H_
28#define _I40E_TYPE_H_
29
30#include "i40e_status.h"
31#include "i40e_osdep.h"
32#include "i40e_register.h"
33#include "i40e_adminq.h"
34#include "i40e_hmc.h"
35#include "i40e_lan_hmc.h"
36
37
38#define I40E_DEV_ID_SFP_XL710 0x1572
39#define I40E_DEV_ID_QEMU 0x1574
40#define I40E_DEV_ID_KX_A 0x157F
41#define I40E_DEV_ID_KX_B 0x1580
42#define I40E_DEV_ID_KX_C 0x1581
43#define I40E_DEV_ID_QSFP_A 0x1583
44#define I40E_DEV_ID_QSFP_B 0x1584
45#define I40E_DEV_ID_QSFP_C 0x1585
46#define I40E_DEV_ID_10G_BASE_T 0x1586
47#define I40E_DEV_ID_VF 0x154C
48#define I40E_DEV_ID_VF_HV 0x1571
49
50#define i40e_is_40G_device(d) ((d) == I40E_DEV_ID_QSFP_A || \
51 (d) == I40E_DEV_ID_QSFP_B || \
52 (d) == I40E_DEV_ID_QSFP_C)
53
54
55#define I40E_MASK(mask, shift) (mask << shift)
56
57#define I40E_MAX_VSI_QP 16
58#define I40E_MAX_VF_VSI 3
59#define I40E_MAX_CHAINED_RX_BUFFERS 5
60#define I40E_MAX_PF_UDP_OFFLOAD_PORTS 16
61
62
63#define I40E_MAX_NVM_TIMEOUT 18000
64
65
66#define I40E_MS_TO_GTIME(time) ((time) * 1000)
67
68
69struct i40e_hw;
70typedef void (*I40E_ADMINQ_CALLBACK)(struct i40e_hw *, struct i40e_aq_desc *);
71
72
73
74#define I40E_DESC_UNUSED(R) \
75 ((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \
76 (R)->next_to_clean - (R)->next_to_use - 1)
77
78
79#define I40E_QTX_CTL_VF_QUEUE 0x0
80#define I40E_QTX_CTL_VM_QUEUE 0x1
81#define I40E_QTX_CTL_PF_QUEUE 0x2
82
83
84enum i40e_debug_mask {
85 I40E_DEBUG_INIT = 0x00000001,
86 I40E_DEBUG_RELEASE = 0x00000002,
87
88 I40E_DEBUG_LINK = 0x00000010,
89 I40E_DEBUG_PHY = 0x00000020,
90 I40E_DEBUG_HMC = 0x00000040,
91 I40E_DEBUG_NVM = 0x00000080,
92 I40E_DEBUG_LAN = 0x00000100,
93 I40E_DEBUG_FLOW = 0x00000200,
94 I40E_DEBUG_DCB = 0x00000400,
95 I40E_DEBUG_DIAG = 0x00000800,
96 I40E_DEBUG_FD = 0x00001000,
97
98 I40E_DEBUG_AQ_MESSAGE = 0x01000000,
99 I40E_DEBUG_AQ_DESCRIPTOR = 0x02000000,
100 I40E_DEBUG_AQ_DESC_BUFFER = 0x04000000,
101 I40E_DEBUG_AQ_COMMAND = 0x06000000,
102 I40E_DEBUG_AQ = 0x0F000000,
103
104 I40E_DEBUG_USER = 0xF0000000,
105
106 I40E_DEBUG_ALL = 0xFFFFFFFF
107};
108
109
110
111
112
113
114
115
116
117enum i40e_mac_type {
118 I40E_MAC_UNKNOWN = 0,
119 I40E_MAC_X710,
120 I40E_MAC_XL710,
121 I40E_MAC_VF,
122 I40E_MAC_GENERIC,
123};
124
125enum i40e_media_type {
126 I40E_MEDIA_TYPE_UNKNOWN = 0,
127 I40E_MEDIA_TYPE_FIBER,
128 I40E_MEDIA_TYPE_BASET,
129 I40E_MEDIA_TYPE_BACKPLANE,
130 I40E_MEDIA_TYPE_CX4,
131 I40E_MEDIA_TYPE_DA,
132 I40E_MEDIA_TYPE_VIRTUAL
133};
134
135enum i40e_fc_mode {
136 I40E_FC_NONE = 0,
137 I40E_FC_RX_PAUSE,
138 I40E_FC_TX_PAUSE,
139 I40E_FC_FULL,
140 I40E_FC_PFC,
141 I40E_FC_DEFAULT
142};
143
144enum i40e_set_fc_aq_failures {
145 I40E_SET_FC_AQ_FAIL_NONE = 0,
146 I40E_SET_FC_AQ_FAIL_GET = 1,
147 I40E_SET_FC_AQ_FAIL_SET = 2,
148 I40E_SET_FC_AQ_FAIL_UPDATE = 4,
149 I40E_SET_FC_AQ_FAIL_SET_UPDATE = 6
150};
151
152enum i40e_vsi_type {
153 I40E_VSI_MAIN = 0,
154 I40E_VSI_VMDQ1,
155 I40E_VSI_VMDQ2,
156 I40E_VSI_CTRL,
157 I40E_VSI_FCOE,
158 I40E_VSI_MIRROR,
159 I40E_VSI_SRIOV,
160 I40E_VSI_FDIR,
161 I40E_VSI_TYPE_UNKNOWN
162};
163
164enum i40e_queue_type {
165 I40E_QUEUE_TYPE_RX = 0,
166 I40E_QUEUE_TYPE_TX,
167 I40E_QUEUE_TYPE_PE_CEQ,
168 I40E_QUEUE_TYPE_UNKNOWN
169};
170
171struct i40e_link_status {
172 enum i40e_aq_phy_type phy_type;
173 enum i40e_aq_link_speed link_speed;
174 u8 link_info;
175 u8 an_info;
176 u8 ext_info;
177 u8 loopback;
178 bool an_enabled;
179
180 bool lse_enable;
181 u16 max_frame_size;
182 bool crc_enable;
183 u8 pacing;
184};
185
186struct i40e_phy_info {
187 struct i40e_link_status link_info;
188 struct i40e_link_status link_info_old;
189 u32 autoneg_advertised;
190 u32 phy_id;
191 u32 module_type;
192 bool get_link_info;
193 enum i40e_media_type media_type;
194};
195
196#define I40E_HW_CAP_MAX_GPIO 30
197
198struct i40e_hw_capabilities {
199 u32 switch_mode;
200#define I40E_NVM_IMAGE_TYPE_EVB 0x0
201#define I40E_NVM_IMAGE_TYPE_CLOUD 0x2
202#define I40E_NVM_IMAGE_TYPE_UDP_CLOUD 0x3
203
204 u32 management_mode;
205 u32 npar_enable;
206 u32 os2bmc;
207 u32 valid_functions;
208 bool sr_iov_1_1;
209 bool vmdq;
210 bool evb_802_1_qbg;
211 bool evb_802_1_qbh;
212 bool dcb;
213 bool fcoe;
214 bool iscsi;
215 bool mfp_mode_1;
216 bool mgmt_cem;
217 bool ieee_1588;
218 bool iwarp;
219 bool fd;
220 u32 fd_filters_guaranteed;
221 u32 fd_filters_best_effort;
222 bool rss;
223 u32 rss_table_size;
224 u32 rss_table_entry_width;
225 bool led[I40E_HW_CAP_MAX_GPIO];
226 bool sdp[I40E_HW_CAP_MAX_GPIO];
227 u32 nvm_image_type;
228 u32 num_flow_director_filters;
229 u32 num_vfs;
230 u32 vf_base_id;
231 u32 num_vsis;
232 u32 num_rx_qp;
233 u32 num_tx_qp;
234 u32 base_queue;
235 u32 num_msix_vectors;
236 u32 num_msix_vectors_vf;
237 u32 led_pin_num;
238 u32 sdp_pin_num;
239 u32 mdio_port_num;
240 u32 mdio_port_mode;
241 u8 rx_buf_chain_len;
242 u32 enabled_tcmap;
243 u32 maxtc;
244};
245
246struct i40e_mac_info {
247 enum i40e_mac_type type;
248 u8 addr[ETH_ALEN];
249 u8 perm_addr[ETH_ALEN];
250 u8 san_addr[ETH_ALEN];
251 u8 port_addr[ETH_ALEN];
252 u16 max_fcoeq;
253};
254
255enum i40e_aq_resources_ids {
256 I40E_NVM_RESOURCE_ID = 1
257};
258
259enum i40e_aq_resource_access_type {
260 I40E_RESOURCE_READ = 1,
261 I40E_RESOURCE_WRITE
262};
263
264struct i40e_nvm_info {
265 u64 hw_semaphore_timeout;
266 u32 timeout;
267 u16 sr_size;
268 bool blank_nvm_mode;
269 u16 version;
270 u32 eetrack;
271};
272
273
274
275enum i40e_nvmupd_cmd {
276 I40E_NVMUPD_INVALID,
277 I40E_NVMUPD_READ_CON,
278 I40E_NVMUPD_READ_SNT,
279 I40E_NVMUPD_READ_LCB,
280 I40E_NVMUPD_READ_SA,
281 I40E_NVMUPD_WRITE_ERA,
282 I40E_NVMUPD_WRITE_CON,
283 I40E_NVMUPD_WRITE_SNT,
284 I40E_NVMUPD_WRITE_LCB,
285 I40E_NVMUPD_WRITE_SA,
286 I40E_NVMUPD_CSUM_CON,
287 I40E_NVMUPD_CSUM_SA,
288 I40E_NVMUPD_CSUM_LCB,
289};
290
291enum i40e_nvmupd_state {
292 I40E_NVMUPD_STATE_INIT,
293 I40E_NVMUPD_STATE_READING,
294 I40E_NVMUPD_STATE_WRITING
295};
296
297
298
299
300#define I40E_NVM_READ 0xB
301#define I40E_NVM_WRITE 0xC
302
303#define I40E_NVM_MOD_PNT_MASK 0xFF
304
305#define I40E_NVM_TRANS_SHIFT 8
306#define I40E_NVM_TRANS_MASK (0xf << I40E_NVM_TRANS_SHIFT)
307#define I40E_NVM_CON 0x0
308#define I40E_NVM_SNT 0x1
309#define I40E_NVM_LCB 0x2
310#define I40E_NVM_SA (I40E_NVM_SNT | I40E_NVM_LCB)
311#define I40E_NVM_ERA 0x4
312#define I40E_NVM_CSUM 0x8
313
314#define I40E_NVM_ADAPT_SHIFT 16
315#define I40E_NVM_ADAPT_MASK (0xffff << I40E_NVM_ADAPT_SHIFT)
316
317#define I40E_NVMUPD_MAX_DATA 4096
318#define I40E_NVMUPD_IFACE_TIMEOUT 2
319
320struct i40e_nvm_access {
321 u32 command;
322 u32 config;
323 u32 offset;
324 u32 data_size;
325 u8 data[1];
326};
327
328
329enum i40e_bus_type {
330 i40e_bus_type_unknown = 0,
331 i40e_bus_type_pci,
332 i40e_bus_type_pcix,
333 i40e_bus_type_pci_express,
334 i40e_bus_type_reserved
335};
336
337
338enum i40e_bus_speed {
339 i40e_bus_speed_unknown = 0,
340 i40e_bus_speed_33 = 33,
341 i40e_bus_speed_66 = 66,
342 i40e_bus_speed_100 = 100,
343 i40e_bus_speed_120 = 120,
344 i40e_bus_speed_133 = 133,
345 i40e_bus_speed_2500 = 2500,
346 i40e_bus_speed_5000 = 5000,
347 i40e_bus_speed_8000 = 8000,
348 i40e_bus_speed_reserved
349};
350
351
352enum i40e_bus_width {
353 i40e_bus_width_unknown = 0,
354 i40e_bus_width_pcie_x1 = 1,
355 i40e_bus_width_pcie_x2 = 2,
356 i40e_bus_width_pcie_x4 = 4,
357 i40e_bus_width_pcie_x8 = 8,
358 i40e_bus_width_32 = 32,
359 i40e_bus_width_64 = 64,
360 i40e_bus_width_reserved
361};
362
363
364struct i40e_bus_info {
365 enum i40e_bus_speed speed;
366 enum i40e_bus_width width;
367 enum i40e_bus_type type;
368
369 u16 func;
370 u16 device;
371 u16 lan_id;
372};
373
374
375struct i40e_fc_info {
376 enum i40e_fc_mode current_mode;
377 enum i40e_fc_mode requested_mode;
378};
379
380#define I40E_MAX_TRAFFIC_CLASS 8
381#define I40E_MAX_USER_PRIORITY 8
382#define I40E_DCBX_MAX_APPS 32
383#define I40E_LLDPDU_SIZE 1500
384#define I40E_TLV_STATUS_OPER 0x1
385#define I40E_TLV_STATUS_SYNC 0x2
386#define I40E_TLV_STATUS_ERR 0x4
387#define I40E_CEE_OPER_MAX_APPS 3
388#define I40E_APP_PROTOID_FCOE 0x8906
389#define I40E_APP_PROTOID_ISCSI 0x0cbc
390#define I40E_APP_PROTOID_FIP 0x8914
391#define I40E_APP_SEL_ETHTYPE 0x1
392#define I40E_APP_SEL_TCPIP 0x2
393
394
395struct i40e_dcb_ets_config {
396 u8 willing;
397 u8 cbs;
398 u8 maxtcs;
399 u8 prioritytable[I40E_MAX_TRAFFIC_CLASS];
400 u8 tcbwtable[I40E_MAX_TRAFFIC_CLASS];
401 u8 tsatable[I40E_MAX_TRAFFIC_CLASS];
402};
403
404
405struct i40e_dcb_pfc_config {
406 u8 willing;
407 u8 mbc;
408 u8 pfccap;
409 u8 pfcenable;
410};
411
412
413struct i40e_dcb_app_priority_table {
414 u8 priority;
415 u8 selector;
416 u16 protocolid;
417};
418
419struct i40e_dcbx_config {
420 u8 dcbx_mode;
421#define I40E_DCBX_MODE_CEE 0x1
422#define I40E_DCBX_MODE_IEEE 0x2
423 u32 numapps;
424 struct i40e_dcb_ets_config etscfg;
425 struct i40e_dcb_ets_config etsrec;
426 struct i40e_dcb_pfc_config pfc;
427 struct i40e_dcb_app_priority_table app[I40E_DCBX_MAX_APPS];
428};
429
430
431struct i40e_hw {
432 u8 __iomem *hw_addr;
433 void *back;
434
435
436 struct i40e_phy_info phy;
437 struct i40e_mac_info mac;
438 struct i40e_bus_info bus;
439 struct i40e_nvm_info nvm;
440 struct i40e_fc_info fc;
441
442
443 u16 device_id;
444 u16 vendor_id;
445 u16 subsystem_device_id;
446 u16 subsystem_vendor_id;
447 u8 revision_id;
448 u8 port;
449 bool adapter_stopped;
450
451
452 struct i40e_hw_capabilities dev_caps;
453 struct i40e_hw_capabilities func_caps;
454
455
456 u16 fdir_shared_filter_count;
457
458
459 u8 pf_id;
460 u16 main_vsi_seid;
461
462
463 u16 partition_id;
464 u16 num_partitions;
465 u16 num_ports;
466
467
468 u16 numa_node;
469
470
471 struct i40e_adminq_info aq;
472
473
474 enum i40e_nvmupd_state nvmupd_state;
475
476
477 struct i40e_hmc_info hmc;
478
479
480 u16 dcbx_status;
481
482
483 struct i40e_dcbx_config local_dcbx_config;
484 struct i40e_dcbx_config remote_dcbx_config;
485
486
487 u32 debug_mask;
488};
489
490static inline bool i40e_is_vf(struct i40e_hw *hw)
491{
492 return hw->mac.type == I40E_MAC_VF;
493}
494
495struct i40e_driver_version {
496 u8 major_version;
497 u8 minor_version;
498 u8 build_version;
499 u8 subbuild_version;
500 u8 driver_string[32];
501};
502
503
504union i40e_16byte_rx_desc {
505 struct {
506 __le64 pkt_addr;
507 __le64 hdr_addr;
508 } read;
509 struct {
510 struct {
511 struct {
512 union {
513 __le16 mirroring_status;
514 __le16 fcoe_ctx_id;
515 } mirr_fcoe;
516 __le16 l2tag1;
517 } lo_dword;
518 union {
519 __le32 rss;
520 __le32 fd_id;
521 __le32 fcoe_param;
522 } hi_dword;
523 } qword0;
524 struct {
525
526 __le64 status_error_len;
527 } qword1;
528 } wb;
529};
530
531union i40e_32byte_rx_desc {
532 struct {
533 __le64 pkt_addr;
534 __le64 hdr_addr;
535
536 __le64 rsvd1;
537 __le64 rsvd2;
538 } read;
539 struct {
540 struct {
541 struct {
542 union {
543 __le16 mirroring_status;
544 __le16 fcoe_ctx_id;
545 } mirr_fcoe;
546 __le16 l2tag1;
547 } lo_dword;
548 union {
549 __le32 rss;
550 __le32 fcoe_param;
551
552
553
554 __le32 fd_id;
555 } hi_dword;
556 } qword0;
557 struct {
558
559 __le64 status_error_len;
560 } qword1;
561 struct {
562 __le16 ext_status;
563 __le16 rsvd;
564 __le16 l2tag2_1;
565 __le16 l2tag2_2;
566 } qword2;
567 struct {
568 union {
569 __le32 flex_bytes_lo;
570 __le32 pe_status;
571 } lo_dword;
572 union {
573 __le32 flex_bytes_hi;
574 __le32 fd_id;
575 } hi_dword;
576 } qword3;
577 } wb;
578};
579
580enum i40e_rx_desc_status_bits {
581
582 I40E_RX_DESC_STATUS_DD_SHIFT = 0,
583 I40E_RX_DESC_STATUS_EOF_SHIFT = 1,
584 I40E_RX_DESC_STATUS_L2TAG1P_SHIFT = 2,
585 I40E_RX_DESC_STATUS_L3L4P_SHIFT = 3,
586 I40E_RX_DESC_STATUS_CRCP_SHIFT = 4,
587 I40E_RX_DESC_STATUS_TSYNINDX_SHIFT = 5,
588 I40E_RX_DESC_STATUS_TSYNVALID_SHIFT = 7,
589 I40E_RX_DESC_STATUS_PIF_SHIFT = 8,
590 I40E_RX_DESC_STATUS_UMBCAST_SHIFT = 9,
591 I40E_RX_DESC_STATUS_FLM_SHIFT = 11,
592 I40E_RX_DESC_STATUS_FLTSTAT_SHIFT = 12,
593 I40E_RX_DESC_STATUS_LPBK_SHIFT = 14,
594 I40E_RX_DESC_STATUS_IPV6EXADD_SHIFT = 15,
595 I40E_RX_DESC_STATUS_RESERVED_SHIFT = 16,
596 I40E_RX_DESC_STATUS_UDP_0_SHIFT = 18,
597 I40E_RX_DESC_STATUS_LAST
598};
599
600#define I40E_RXD_QW1_STATUS_SHIFT 0
601#define I40E_RXD_QW1_STATUS_MASK (((1 << I40E_RX_DESC_STATUS_LAST) - 1) \
602 << I40E_RXD_QW1_STATUS_SHIFT)
603
604#define I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT I40E_RX_DESC_STATUS_TSYNINDX_SHIFT
605#define I40E_RXD_QW1_STATUS_TSYNINDX_MASK (0x3UL << \
606 I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT)
607
608#define I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT I40E_RX_DESC_STATUS_TSYNVALID_SHIFT
609#define I40E_RXD_QW1_STATUS_TSYNVALID_MASK (0x1UL << \
610 I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT)
611
612enum i40e_rx_desc_fltstat_values {
613 I40E_RX_DESC_FLTSTAT_NO_DATA = 0,
614 I40E_RX_DESC_FLTSTAT_RSV_FD_ID = 1,
615 I40E_RX_DESC_FLTSTAT_RSV = 2,
616 I40E_RX_DESC_FLTSTAT_RSS_HASH = 3,
617};
618
619#define I40E_RXD_QW1_ERROR_SHIFT 19
620#define I40E_RXD_QW1_ERROR_MASK (0xFFUL << I40E_RXD_QW1_ERROR_SHIFT)
621
622enum i40e_rx_desc_error_bits {
623
624 I40E_RX_DESC_ERROR_RXE_SHIFT = 0,
625 I40E_RX_DESC_ERROR_RECIPE_SHIFT = 1,
626 I40E_RX_DESC_ERROR_HBO_SHIFT = 2,
627 I40E_RX_DESC_ERROR_L3L4E_SHIFT = 3,
628 I40E_RX_DESC_ERROR_IPE_SHIFT = 3,
629 I40E_RX_DESC_ERROR_L4E_SHIFT = 4,
630 I40E_RX_DESC_ERROR_EIPE_SHIFT = 5,
631 I40E_RX_DESC_ERROR_OVERSIZE_SHIFT = 6,
632 I40E_RX_DESC_ERROR_PPRS_SHIFT = 7
633};
634
635enum i40e_rx_desc_error_l3l4e_fcoe_masks {
636 I40E_RX_DESC_ERROR_L3L4E_NONE = 0,
637 I40E_RX_DESC_ERROR_L3L4E_PROT = 1,
638 I40E_RX_DESC_ERROR_L3L4E_FC = 2,
639 I40E_RX_DESC_ERROR_L3L4E_DMAC_ERR = 3,
640 I40E_RX_DESC_ERROR_L3L4E_DMAC_WARN = 4
641};
642
643#define I40E_RXD_QW1_PTYPE_SHIFT 30
644#define I40E_RXD_QW1_PTYPE_MASK (0xFFULL << I40E_RXD_QW1_PTYPE_SHIFT)
645
646
647enum i40e_rx_l2_ptype {
648 I40E_RX_PTYPE_L2_RESERVED = 0,
649 I40E_RX_PTYPE_L2_MAC_PAY2 = 1,
650 I40E_RX_PTYPE_L2_TIMESYNC_PAY2 = 2,
651 I40E_RX_PTYPE_L2_FIP_PAY2 = 3,
652 I40E_RX_PTYPE_L2_OUI_PAY2 = 4,
653 I40E_RX_PTYPE_L2_MACCNTRL_PAY2 = 5,
654 I40E_RX_PTYPE_L2_LLDP_PAY2 = 6,
655 I40E_RX_PTYPE_L2_ECP_PAY2 = 7,
656 I40E_RX_PTYPE_L2_EVB_PAY2 = 8,
657 I40E_RX_PTYPE_L2_QCN_PAY2 = 9,
658 I40E_RX_PTYPE_L2_EAPOL_PAY2 = 10,
659 I40E_RX_PTYPE_L2_ARP = 11,
660 I40E_RX_PTYPE_L2_FCOE_PAY3 = 12,
661 I40E_RX_PTYPE_L2_FCOE_FCDATA_PAY3 = 13,
662 I40E_RX_PTYPE_L2_FCOE_FCRDY_PAY3 = 14,
663 I40E_RX_PTYPE_L2_FCOE_FCRSP_PAY3 = 15,
664 I40E_RX_PTYPE_L2_FCOE_FCOTHER_PA = 16,
665 I40E_RX_PTYPE_L2_FCOE_VFT_PAY3 = 17,
666 I40E_RX_PTYPE_L2_FCOE_VFT_FCDATA = 18,
667 I40E_RX_PTYPE_L2_FCOE_VFT_FCRDY = 19,
668 I40E_RX_PTYPE_L2_FCOE_VFT_FCRSP = 20,
669 I40E_RX_PTYPE_L2_FCOE_VFT_FCOTHER = 21,
670 I40E_RX_PTYPE_GRENAT4_MAC_PAY3 = 58,
671 I40E_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4 = 87,
672 I40E_RX_PTYPE_GRENAT6_MAC_PAY3 = 124,
673 I40E_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4 = 153
674};
675
676struct i40e_rx_ptype_decoded {
677 u32 ptype:8;
678 u32 known:1;
679 u32 outer_ip:1;
680 u32 outer_ip_ver:1;
681 u32 outer_frag:1;
682 u32 tunnel_type:3;
683 u32 tunnel_end_prot:2;
684 u32 tunnel_end_frag:1;
685 u32 inner_prot:4;
686 u32 payload_layer:3;
687};
688
689enum i40e_rx_ptype_outer_ip {
690 I40E_RX_PTYPE_OUTER_L2 = 0,
691 I40E_RX_PTYPE_OUTER_IP = 1
692};
693
694enum i40e_rx_ptype_outer_ip_ver {
695 I40E_RX_PTYPE_OUTER_NONE = 0,
696 I40E_RX_PTYPE_OUTER_IPV4 = 0,
697 I40E_RX_PTYPE_OUTER_IPV6 = 1
698};
699
700enum i40e_rx_ptype_outer_fragmented {
701 I40E_RX_PTYPE_NOT_FRAG = 0,
702 I40E_RX_PTYPE_FRAG = 1
703};
704
705enum i40e_rx_ptype_tunnel_type {
706 I40E_RX_PTYPE_TUNNEL_NONE = 0,
707 I40E_RX_PTYPE_TUNNEL_IP_IP = 1,
708 I40E_RX_PTYPE_TUNNEL_IP_GRENAT = 2,
709 I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC = 3,
710 I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN = 4,
711};
712
713enum i40e_rx_ptype_tunnel_end_prot {
714 I40E_RX_PTYPE_TUNNEL_END_NONE = 0,
715 I40E_RX_PTYPE_TUNNEL_END_IPV4 = 1,
716 I40E_RX_PTYPE_TUNNEL_END_IPV6 = 2,
717};
718
719enum i40e_rx_ptype_inner_prot {
720 I40E_RX_PTYPE_INNER_PROT_NONE = 0,
721 I40E_RX_PTYPE_INNER_PROT_UDP = 1,
722 I40E_RX_PTYPE_INNER_PROT_TCP = 2,
723 I40E_RX_PTYPE_INNER_PROT_SCTP = 3,
724 I40E_RX_PTYPE_INNER_PROT_ICMP = 4,
725 I40E_RX_PTYPE_INNER_PROT_TIMESYNC = 5
726};
727
728enum i40e_rx_ptype_payload_layer {
729 I40E_RX_PTYPE_PAYLOAD_LAYER_NONE = 0,
730 I40E_RX_PTYPE_PAYLOAD_LAYER_PAY2 = 1,
731 I40E_RX_PTYPE_PAYLOAD_LAYER_PAY3 = 2,
732 I40E_RX_PTYPE_PAYLOAD_LAYER_PAY4 = 3,
733};
734
735#define I40E_RXD_QW1_LENGTH_PBUF_SHIFT 38
736#define I40E_RXD_QW1_LENGTH_PBUF_MASK (0x3FFFULL << \
737 I40E_RXD_QW1_LENGTH_PBUF_SHIFT)
738
739#define I40E_RXD_QW1_LENGTH_HBUF_SHIFT 52
740#define I40E_RXD_QW1_LENGTH_HBUF_MASK (0x7FFULL << \
741 I40E_RXD_QW1_LENGTH_HBUF_SHIFT)
742
743#define I40E_RXD_QW1_LENGTH_SPH_SHIFT 63
744#define I40E_RXD_QW1_LENGTH_SPH_MASK (0x1ULL << \
745 I40E_RXD_QW1_LENGTH_SPH_SHIFT)
746
747enum i40e_rx_desc_ext_status_bits {
748
749 I40E_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT = 0,
750 I40E_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT = 1,
751 I40E_RX_DESC_EXT_STATUS_FLEXBL_SHIFT = 2,
752 I40E_RX_DESC_EXT_STATUS_FLEXBH_SHIFT = 4,
753 I40E_RX_DESC_EXT_STATUS_FDLONGB_SHIFT = 9,
754 I40E_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT = 10,
755 I40E_RX_DESC_EXT_STATUS_PELONGB_SHIFT = 11,
756};
757
758enum i40e_rx_desc_pe_status_bits {
759
760 I40E_RX_DESC_PE_STATUS_QPID_SHIFT = 0,
761 I40E_RX_DESC_PE_STATUS_L4PORT_SHIFT = 0,
762 I40E_RX_DESC_PE_STATUS_IPINDEX_SHIFT = 16,
763 I40E_RX_DESC_PE_STATUS_QPIDHIT_SHIFT = 24,
764 I40E_RX_DESC_PE_STATUS_APBVTHIT_SHIFT = 25,
765 I40E_RX_DESC_PE_STATUS_PORTV_SHIFT = 26,
766 I40E_RX_DESC_PE_STATUS_URG_SHIFT = 27,
767 I40E_RX_DESC_PE_STATUS_IPFRAG_SHIFT = 28,
768 I40E_RX_DESC_PE_STATUS_IPOPT_SHIFT = 29
769};
770
771#define I40E_RX_PROG_STATUS_DESC_LENGTH_SHIFT 38
772#define I40E_RX_PROG_STATUS_DESC_LENGTH 0x2000000
773
774#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT 2
775#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_MASK (0x7UL << \
776 I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT)
777
778#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT 19
779#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_MASK (0x3FUL << \
780 I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT)
781
782enum i40e_rx_prog_status_desc_status_bits {
783
784 I40E_RX_PROG_STATUS_DESC_DD_SHIFT = 0,
785 I40E_RX_PROG_STATUS_DESC_PROG_ID_SHIFT = 2
786};
787
788enum i40e_rx_prog_status_desc_prog_id_masks {
789 I40E_RX_PROG_STATUS_DESC_FD_FILTER_STATUS = 1,
790 I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS = 2,
791 I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS = 4,
792};
793
794enum i40e_rx_prog_status_desc_error_bits {
795
796 I40E_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT = 0,
797 I40E_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT = 1,
798 I40E_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT = 2,
799 I40E_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT = 3
800};
801
802
803struct i40e_tx_desc {
804 __le64 buffer_addr;
805 __le64 cmd_type_offset_bsz;
806};
807
808#define I40E_TXD_QW1_DTYPE_SHIFT 0
809#define I40E_TXD_QW1_DTYPE_MASK (0xFUL << I40E_TXD_QW1_DTYPE_SHIFT)
810
811enum i40e_tx_desc_dtype_value {
812 I40E_TX_DESC_DTYPE_DATA = 0x0,
813 I40E_TX_DESC_DTYPE_NOP = 0x1,
814 I40E_TX_DESC_DTYPE_CONTEXT = 0x1,
815 I40E_TX_DESC_DTYPE_FCOE_CTX = 0x2,
816 I40E_TX_DESC_DTYPE_FILTER_PROG = 0x8,
817 I40E_TX_DESC_DTYPE_DDP_CTX = 0x9,
818 I40E_TX_DESC_DTYPE_FLEX_DATA = 0xB,
819 I40E_TX_DESC_DTYPE_FLEX_CTX_1 = 0xC,
820 I40E_TX_DESC_DTYPE_FLEX_CTX_2 = 0xD,
821 I40E_TX_DESC_DTYPE_DESC_DONE = 0xF
822};
823
824#define I40E_TXD_QW1_CMD_SHIFT 4
825#define I40E_TXD_QW1_CMD_MASK (0x3FFUL << I40E_TXD_QW1_CMD_SHIFT)
826
827enum i40e_tx_desc_cmd_bits {
828 I40E_TX_DESC_CMD_EOP = 0x0001,
829 I40E_TX_DESC_CMD_RS = 0x0002,
830 I40E_TX_DESC_CMD_ICRC = 0x0004,
831 I40E_TX_DESC_CMD_IL2TAG1 = 0x0008,
832 I40E_TX_DESC_CMD_DUMMY = 0x0010,
833 I40E_TX_DESC_CMD_IIPT_NONIP = 0x0000,
834 I40E_TX_DESC_CMD_IIPT_IPV6 = 0x0020,
835 I40E_TX_DESC_CMD_IIPT_IPV4 = 0x0040,
836 I40E_TX_DESC_CMD_IIPT_IPV4_CSUM = 0x0060,
837 I40E_TX_DESC_CMD_FCOET = 0x0080,
838 I40E_TX_DESC_CMD_L4T_EOFT_UNK = 0x0000,
839 I40E_TX_DESC_CMD_L4T_EOFT_TCP = 0x0100,
840 I40E_TX_DESC_CMD_L4T_EOFT_SCTP = 0x0200,
841 I40E_TX_DESC_CMD_L4T_EOFT_UDP = 0x0300,
842 I40E_TX_DESC_CMD_L4T_EOFT_EOF_N = 0x0000,
843 I40E_TX_DESC_CMD_L4T_EOFT_EOF_T = 0x0100,
844 I40E_TX_DESC_CMD_L4T_EOFT_EOF_NI = 0x0200,
845 I40E_TX_DESC_CMD_L4T_EOFT_EOF_A = 0x0300,
846};
847
848#define I40E_TXD_QW1_OFFSET_SHIFT 16
849#define I40E_TXD_QW1_OFFSET_MASK (0x3FFFFULL << \
850 I40E_TXD_QW1_OFFSET_SHIFT)
851
852enum i40e_tx_desc_length_fields {
853
854 I40E_TX_DESC_LENGTH_MACLEN_SHIFT = 0,
855 I40E_TX_DESC_LENGTH_IPLEN_SHIFT = 7,
856 I40E_TX_DESC_LENGTH_L4_FC_LEN_SHIFT = 14
857};
858
859#define I40E_TXD_QW1_TX_BUF_SZ_SHIFT 34
860#define I40E_TXD_QW1_TX_BUF_SZ_MASK (0x3FFFULL << \
861 I40E_TXD_QW1_TX_BUF_SZ_SHIFT)
862
863#define I40E_TXD_QW1_L2TAG1_SHIFT 48
864#define I40E_TXD_QW1_L2TAG1_MASK (0xFFFFULL << I40E_TXD_QW1_L2TAG1_SHIFT)
865
866
867struct i40e_tx_context_desc {
868 __le32 tunneling_params;
869 __le16 l2tag2;
870 __le16 rsvd;
871 __le64 type_cmd_tso_mss;
872};
873
874#define I40E_TXD_CTX_QW1_DTYPE_SHIFT 0
875#define I40E_TXD_CTX_QW1_DTYPE_MASK (0xFUL << I40E_TXD_CTX_QW1_DTYPE_SHIFT)
876
877#define I40E_TXD_CTX_QW1_CMD_SHIFT 4
878#define I40E_TXD_CTX_QW1_CMD_MASK (0xFFFFUL << I40E_TXD_CTX_QW1_CMD_SHIFT)
879
880enum i40e_tx_ctx_desc_cmd_bits {
881 I40E_TX_CTX_DESC_TSO = 0x01,
882 I40E_TX_CTX_DESC_TSYN = 0x02,
883 I40E_TX_CTX_DESC_IL2TAG2 = 0x04,
884 I40E_TX_CTX_DESC_IL2TAG2_IL2H = 0x08,
885 I40E_TX_CTX_DESC_SWTCH_NOTAG = 0x00,
886 I40E_TX_CTX_DESC_SWTCH_UPLINK = 0x10,
887 I40E_TX_CTX_DESC_SWTCH_LOCAL = 0x20,
888 I40E_TX_CTX_DESC_SWTCH_VSI = 0x30,
889 I40E_TX_CTX_DESC_SWPE = 0x40
890};
891
892#define I40E_TXD_CTX_QW1_TSO_LEN_SHIFT 30
893#define I40E_TXD_CTX_QW1_TSO_LEN_MASK (0x3FFFFULL << \
894 I40E_TXD_CTX_QW1_TSO_LEN_SHIFT)
895
896#define I40E_TXD_CTX_QW1_MSS_SHIFT 50
897#define I40E_TXD_CTX_QW1_MSS_MASK (0x3FFFULL << \
898 I40E_TXD_CTX_QW1_MSS_SHIFT)
899
900#define I40E_TXD_CTX_QW1_VSI_SHIFT 50
901#define I40E_TXD_CTX_QW1_VSI_MASK (0x1FFULL << I40E_TXD_CTX_QW1_VSI_SHIFT)
902
903#define I40E_TXD_CTX_QW0_EXT_IP_SHIFT 0
904#define I40E_TXD_CTX_QW0_EXT_IP_MASK (0x3ULL << \
905 I40E_TXD_CTX_QW0_EXT_IP_SHIFT)
906
907enum i40e_tx_ctx_desc_eipt_offload {
908 I40E_TX_CTX_EXT_IP_NONE = 0x0,
909 I40E_TX_CTX_EXT_IP_IPV6 = 0x1,
910 I40E_TX_CTX_EXT_IP_IPV4_NO_CSUM = 0x2,
911 I40E_TX_CTX_EXT_IP_IPV4 = 0x3
912};
913
914#define I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT 2
915#define I40E_TXD_CTX_QW0_EXT_IPLEN_MASK (0x3FULL << \
916 I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT)
917
918#define I40E_TXD_CTX_QW0_NATT_SHIFT 9
919#define I40E_TXD_CTX_QW0_NATT_MASK (0x3ULL << I40E_TXD_CTX_QW0_NATT_SHIFT)
920
921#define I40E_TXD_CTX_UDP_TUNNELING (0x1ULL << I40E_TXD_CTX_QW0_NATT_SHIFT)
922#define I40E_TXD_CTX_GRE_TUNNELING (0x2ULL << I40E_TXD_CTX_QW0_NATT_SHIFT)
923
924#define I40E_TXD_CTX_QW0_EIP_NOINC_SHIFT 11
925#define I40E_TXD_CTX_QW0_EIP_NOINC_MASK (0x1ULL << \
926 I40E_TXD_CTX_QW0_EIP_NOINC_SHIFT)
927
928#define I40E_TXD_CTX_EIP_NOINC_IPID_CONST I40E_TXD_CTX_QW0_EIP_NOINC_MASK
929
930#define I40E_TXD_CTX_QW0_NATLEN_SHIFT 12
931#define I40E_TXD_CTX_QW0_NATLEN_MASK (0X7FULL << \
932 I40E_TXD_CTX_QW0_NATLEN_SHIFT)
933
934#define I40E_TXD_CTX_QW0_DECTTL_SHIFT 19
935#define I40E_TXD_CTX_QW0_DECTTL_MASK (0xFULL << \
936 I40E_TXD_CTX_QW0_DECTTL_SHIFT)
937
938struct i40e_filter_program_desc {
939 __le32 qindex_flex_ptype_vsi;
940 __le32 rsvd;
941 __le32 dtype_cmd_cntindex;
942 __le32 fd_id;
943};
944#define I40E_TXD_FLTR_QW0_QINDEX_SHIFT 0
945#define I40E_TXD_FLTR_QW0_QINDEX_MASK (0x7FFUL << \
946 I40E_TXD_FLTR_QW0_QINDEX_SHIFT)
947#define I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT 11
948#define I40E_TXD_FLTR_QW0_FLEXOFF_MASK (0x7UL << \
949 I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT)
950#define I40E_TXD_FLTR_QW0_PCTYPE_SHIFT 17
951#define I40E_TXD_FLTR_QW0_PCTYPE_MASK (0x3FUL << \
952 I40E_TXD_FLTR_QW0_PCTYPE_SHIFT)
953
954
955enum i40e_filter_pctype {
956
957 I40E_FILTER_PCTYPE_NONF_IPV4_UDP = 31,
958
959 I40E_FILTER_PCTYPE_NONF_IPV4_TCP = 33,
960 I40E_FILTER_PCTYPE_NONF_IPV4_SCTP = 34,
961 I40E_FILTER_PCTYPE_NONF_IPV4_OTHER = 35,
962 I40E_FILTER_PCTYPE_FRAG_IPV4 = 36,
963
964 I40E_FILTER_PCTYPE_NONF_IPV6_UDP = 41,
965 I40E_FILTER_PCTYPE_NONF_IPV6_TCP = 43,
966 I40E_FILTER_PCTYPE_NONF_IPV6_SCTP = 44,
967 I40E_FILTER_PCTYPE_NONF_IPV6_OTHER = 45,
968 I40E_FILTER_PCTYPE_FRAG_IPV6 = 46,
969
970 I40E_FILTER_PCTYPE_FCOE_OX = 48,
971 I40E_FILTER_PCTYPE_FCOE_RX = 49,
972 I40E_FILTER_PCTYPE_FCOE_OTHER = 50,
973
974 I40E_FILTER_PCTYPE_L2_PAYLOAD = 63,
975};
976
977enum i40e_filter_program_desc_dest {
978 I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET = 0x0,
979 I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX = 0x1,
980 I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER = 0x2,
981};
982
983enum i40e_filter_program_desc_fd_status {
984 I40E_FILTER_PROGRAM_DESC_FD_STATUS_NONE = 0x0,
985 I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID = 0x1,
986 I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES = 0x2,
987 I40E_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES = 0x3,
988};
989
990#define I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT 23
991#define I40E_TXD_FLTR_QW0_DEST_VSI_MASK (0x1FFUL << \
992 I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT)
993
994#define I40E_TXD_FLTR_QW1_CMD_SHIFT 4
995#define I40E_TXD_FLTR_QW1_CMD_MASK (0xFFFFULL << \
996 I40E_TXD_FLTR_QW1_CMD_SHIFT)
997
998#define I40E_TXD_FLTR_QW1_PCMD_SHIFT (0x0ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)
999#define I40E_TXD_FLTR_QW1_PCMD_MASK (0x7ULL << I40E_TXD_FLTR_QW1_PCMD_SHIFT)
1000
1001enum i40e_filter_program_desc_pcmd {
1002 I40E_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE = 0x1,
1003 I40E_FILTER_PROGRAM_DESC_PCMD_REMOVE = 0x2,
1004};
1005
1006#define I40E_TXD_FLTR_QW1_DEST_SHIFT (0x3ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)
1007#define I40E_TXD_FLTR_QW1_DEST_MASK (0x3ULL << I40E_TXD_FLTR_QW1_DEST_SHIFT)
1008
1009#define I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT (0x7ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT)
1010#define I40E_TXD_FLTR_QW1_CNT_ENA_MASK (0x1ULL << \
1011 I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT)
1012
1013#define I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT (0x9ULL + \
1014 I40E_TXD_FLTR_QW1_CMD_SHIFT)
1015#define I40E_TXD_FLTR_QW1_FD_STATUS_MASK (0x3ULL << \
1016 I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT)
1017
1018#define I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT 20
1019#define I40E_TXD_FLTR_QW1_CNTINDEX_MASK (0x1FFUL << \
1020 I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT)
1021
1022enum i40e_filter_type {
1023 I40E_FLOW_DIRECTOR_FLTR = 0,
1024 I40E_PE_QUAD_HASH_FLTR = 1,
1025 I40E_ETHERTYPE_FLTR,
1026 I40E_FCOE_CTX_FLTR,
1027 I40E_MAC_VLAN_FLTR,
1028 I40E_HASH_FLTR
1029};
1030
1031struct i40e_vsi_context {
1032 u16 seid;
1033 u16 uplink_seid;
1034 u16 vsi_number;
1035 u16 vsis_allocated;
1036 u16 vsis_unallocated;
1037 u16 flags;
1038 u8 pf_num;
1039 u8 vf_num;
1040 u8 connection_type;
1041 struct i40e_aqc_vsi_properties_data info;
1042};
1043
1044struct i40e_veb_context {
1045 u16 seid;
1046 u16 uplink_seid;
1047 u16 veb_number;
1048 u16 vebs_allocated;
1049 u16 vebs_unallocated;
1050 u16 flags;
1051 struct i40e_aqc_get_veb_parameters_completion info;
1052};
1053
1054
1055struct i40e_eth_stats {
1056 u64 rx_bytes;
1057 u64 rx_unicast;
1058 u64 rx_multicast;
1059 u64 rx_broadcast;
1060 u64 rx_discards;
1061 u64 rx_unknown_protocol;
1062 u64 tx_bytes;
1063 u64 tx_unicast;
1064 u64 tx_multicast;
1065 u64 tx_broadcast;
1066 u64 tx_discards;
1067 u64 tx_errors;
1068};
1069
1070#ifdef I40E_FCOE
1071
1072struct i40e_fcoe_stats {
1073 u64 rx_fcoe_packets;
1074 u64 rx_fcoe_dwords;
1075 u64 rx_fcoe_dropped;
1076 u64 tx_fcoe_packets;
1077 u64 tx_fcoe_dwords;
1078 u64 fcoe_bad_fccrc;
1079 u64 fcoe_last_error;
1080 u64 fcoe_ddp_count;
1081};
1082
1083
1084#define I40E_FCOE_VF_STAT_OFFSET 0
1085#define I40E_FCOE_PF_STAT_OFFSET 128
1086#define I40E_FCOE_STAT_MAX (I40E_FCOE_PF_STAT_OFFSET + I40E_MAX_PF)
1087
1088#endif
1089
1090struct i40e_hw_port_stats {
1091
1092 struct i40e_eth_stats eth;
1093
1094
1095 u64 tx_dropped_link_down;
1096 u64 crc_errors;
1097 u64 illegal_bytes;
1098 u64 error_bytes;
1099 u64 mac_local_faults;
1100 u64 mac_remote_faults;
1101 u64 rx_length_errors;
1102 u64 link_xon_rx;
1103 u64 link_xoff_rx;
1104 u64 priority_xon_rx[8];
1105 u64 priority_xoff_rx[8];
1106 u64 link_xon_tx;
1107 u64 link_xoff_tx;
1108 u64 priority_xon_tx[8];
1109 u64 priority_xoff_tx[8];
1110 u64 priority_xon_2_xoff[8];
1111 u64 rx_size_64;
1112 u64 rx_size_127;
1113 u64 rx_size_255;
1114 u64 rx_size_511;
1115 u64 rx_size_1023;
1116 u64 rx_size_1522;
1117 u64 rx_size_big;
1118 u64 rx_undersize;
1119 u64 rx_fragments;
1120 u64 rx_oversize;
1121 u64 rx_jabber;
1122 u64 tx_size_64;
1123 u64 tx_size_127;
1124 u64 tx_size_255;
1125 u64 tx_size_511;
1126 u64 tx_size_1023;
1127 u64 tx_size_1522;
1128 u64 tx_size_big;
1129 u64 mac_short_packet_dropped;
1130 u64 checksum_error;
1131
1132 u64 fd_atr_match;
1133 u64 fd_sb_match;
1134
1135 u32 tx_lpi_status;
1136 u32 rx_lpi_status;
1137 u64 tx_lpi_count;
1138 u64 rx_lpi_count;
1139};
1140
1141
1142#define I40E_SR_NVM_CONTROL_WORD 0x00
1143#define I40E_SR_EMP_MODULE_PTR 0x0F
1144#define I40E_SR_PBA_FLAGS 0x15
1145#define I40E_SR_PBA_BLOCK_PTR 0x16
1146#define I40E_SR_NVM_IMAGE_VERSION 0x18
1147#define I40E_SR_NVM_WAKE_ON_LAN 0x19
1148#define I40E_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR 0x27
1149#define I40E_SR_NVM_EETRACK_LO 0x2D
1150#define I40E_SR_NVM_EETRACK_HI 0x2E
1151#define I40E_SR_VPD_PTR 0x2F
1152#define I40E_SR_PCIE_ALT_AUTO_LOAD_PTR 0x3E
1153#define I40E_SR_SW_CHECKSUM_WORD 0x3F
1154
1155
1156#define I40E_SR_VPD_MODULE_MAX_SIZE 1024
1157#define I40E_SR_PCIE_ALT_MODULE_MAX_SIZE 1024
1158#define I40E_SR_CONTROL_WORD_1_SHIFT 0x06
1159#define I40E_SR_CONTROL_WORD_1_MASK (0x03 << I40E_SR_CONTROL_WORD_1_SHIFT)
1160
1161
1162#define I40E_SR_SECTOR_SIZE_IN_WORDS 0x800
1163#define I40E_SR_WORDS_IN_1KB 512
1164
1165
1166
1167#define I40E_SR_SW_CHECKSUM_BASE 0xBABA
1168
1169#define I40E_SRRD_SRCTL_ATTEMPTS 100000
1170
1171#ifdef I40E_FCOE
1172
1173
1174enum i40E_fcoe_tx_ctx_desc_cmd_bits {
1175 I40E_FCOE_TX_CTX_DESC_OPCODE_SINGLE_SEND = 0x00,
1176 I40E_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS2 = 0x01,
1177 I40E_FCOE_TX_CTX_DESC_OPCODE_TSO_FC_CLASS3 = 0x05,
1178 I40E_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS2 = 0x02,
1179 I40E_FCOE_TX_CTX_DESC_OPCODE_ETSO_FC_CLASS3 = 0x06,
1180 I40E_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS2 = 0x03,
1181 I40E_FCOE_TX_CTX_DESC_OPCODE_DWO_FC_CLASS3 = 0x07,
1182 I40E_FCOE_TX_CTX_DESC_OPCODE_DDP_CTX_INVL = 0x08,
1183 I40E_FCOE_TX_CTX_DESC_OPCODE_DWO_CTX_INVL = 0x09,
1184 I40E_FCOE_TX_CTX_DESC_RELOFF = 0x10,
1185 I40E_FCOE_TX_CTX_DESC_CLRSEQ = 0x20,
1186 I40E_FCOE_TX_CTX_DESC_DIFENA = 0x40,
1187 I40E_FCOE_TX_CTX_DESC_IL2TAG2 = 0x80
1188};
1189
1190
1191struct i40e_fcoe_ddp_context_desc {
1192 __le64 rsvd;
1193 __le64 type_cmd_foff_lsize;
1194};
1195
1196#define I40E_FCOE_DDP_CTX_QW1_DTYPE_SHIFT 0
1197#define I40E_FCOE_DDP_CTX_QW1_DTYPE_MASK (0xFULL << \
1198 I40E_FCOE_DDP_CTX_QW1_DTYPE_SHIFT)
1199
1200#define I40E_FCOE_DDP_CTX_QW1_CMD_SHIFT 4
1201#define I40E_FCOE_DDP_CTX_QW1_CMD_MASK (0xFULL << \
1202 I40E_FCOE_DDP_CTX_QW1_CMD_SHIFT)
1203
1204enum i40e_fcoe_ddp_ctx_desc_cmd_bits {
1205 I40E_FCOE_DDP_CTX_DESC_BSIZE_512B = 0x00,
1206 I40E_FCOE_DDP_CTX_DESC_BSIZE_4K = 0x01,
1207 I40E_FCOE_DDP_CTX_DESC_BSIZE_8K = 0x02,
1208 I40E_FCOE_DDP_CTX_DESC_BSIZE_16K = 0x03,
1209 I40E_FCOE_DDP_CTX_DESC_DIFENA = 0x04,
1210 I40E_FCOE_DDP_CTX_DESC_LASTSEQH = 0x08,
1211};
1212
1213#define I40E_FCOE_DDP_CTX_QW1_FOFF_SHIFT 16
1214#define I40E_FCOE_DDP_CTX_QW1_FOFF_MASK (0x3FFFULL << \
1215 I40E_FCOE_DDP_CTX_QW1_FOFF_SHIFT)
1216
1217#define I40E_FCOE_DDP_CTX_QW1_LSIZE_SHIFT 32
1218#define I40E_FCOE_DDP_CTX_QW1_LSIZE_MASK (0x3FFFULL << \
1219 I40E_FCOE_DDP_CTX_QW1_LSIZE_SHIFT)
1220
1221
1222struct i40e_fcoe_queue_context_desc {
1223 __le64 dmaindx_fbase;
1224 __le64 flen_tph;
1225};
1226
1227#define I40E_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT 0
1228#define I40E_FCOE_QUEUE_CTX_QW0_DMAINDX_MASK (0xFFFULL << \
1229 I40E_FCOE_QUEUE_CTX_QW0_DMAINDX_SHIFT)
1230
1231#define I40E_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT 12
1232#define I40E_FCOE_QUEUE_CTX_QW0_FBASE_MASK (0xFFFFFFFFFFFFFULL << \
1233 I40E_FCOE_QUEUE_CTX_QW0_FBASE_SHIFT)
1234
1235#define I40E_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT 0
1236#define I40E_FCOE_QUEUE_CTX_QW1_FLEN_MASK (0x1FFFULL << \
1237 I40E_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT)
1238
1239#define I40E_FCOE_QUEUE_CTX_QW1_TPH_SHIFT 13
1240#define I40E_FCOE_QUEUE_CTX_QW1_TPH_MASK (0x7ULL << \
1241 I40E_FCOE_QUEUE_CTX_QW1_FLEN_SHIFT)
1242
1243enum i40e_fcoe_queue_ctx_desc_tph_bits {
1244 I40E_FCOE_QUEUE_CTX_DESC_TPHRDESC = 0x1,
1245 I40E_FCOE_QUEUE_CTX_DESC_TPHDATA = 0x2
1246};
1247
1248#define I40E_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT 30
1249#define I40E_FCOE_QUEUE_CTX_QW1_RECIPE_MASK (0x3ULL << \
1250 I40E_FCOE_QUEUE_CTX_QW1_RECIPE_SHIFT)
1251
1252
1253struct i40e_fcoe_filter_context_desc {
1254 __le32 param;
1255 __le16 seqn;
1256
1257
1258 __le16 rsvd_dmaindx;
1259
1260
1261 __le64 flags_rsvd_lanq;
1262};
1263
1264#define I40E_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT 4
1265#define I40E_FCOE_FILTER_CTX_QW0_DMAINDX_MASK (0xFFF << \
1266 I40E_FCOE_FILTER_CTX_QW0_DMAINDX_SHIFT)
1267
1268enum i40e_fcoe_filter_ctx_desc_flags_bits {
1269 I40E_FCOE_FILTER_CTX_DESC_CTYP_DDP = 0x00,
1270 I40E_FCOE_FILTER_CTX_DESC_CTYP_DWO = 0x01,
1271 I40E_FCOE_FILTER_CTX_DESC_ENODE_INIT = 0x00,
1272 I40E_FCOE_FILTER_CTX_DESC_ENODE_RSP = 0x02,
1273 I40E_FCOE_FILTER_CTX_DESC_FC_CLASS2 = 0x00,
1274 I40E_FCOE_FILTER_CTX_DESC_FC_CLASS3 = 0x04
1275};
1276
1277#define I40E_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT 0
1278#define I40E_FCOE_FILTER_CTX_QW1_FLAGS_MASK (0xFFULL << \
1279 I40E_FCOE_FILTER_CTX_QW1_FLAGS_SHIFT)
1280
1281#define I40E_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT 8
1282#define I40E_FCOE_FILTER_CTX_QW1_PCTYPE_MASK (0x3FULL << \
1283 I40E_FCOE_FILTER_CTX_QW1_PCTYPE_SHIFT)
1284
1285#define I40E_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT 53
1286#define I40E_FCOE_FILTER_CTX_QW1_LANQINDX_MASK (0x7FFULL << \
1287 I40E_FCOE_FILTER_CTX_QW1_LANQINDX_SHIFT)
1288
1289#endif
1290enum i40e_switch_element_types {
1291 I40E_SWITCH_ELEMENT_TYPE_MAC = 1,
1292 I40E_SWITCH_ELEMENT_TYPE_PF = 2,
1293 I40E_SWITCH_ELEMENT_TYPE_VF = 3,
1294 I40E_SWITCH_ELEMENT_TYPE_EMP = 4,
1295 I40E_SWITCH_ELEMENT_TYPE_BMC = 6,
1296 I40E_SWITCH_ELEMENT_TYPE_PE = 16,
1297 I40E_SWITCH_ELEMENT_TYPE_VEB = 17,
1298 I40E_SWITCH_ELEMENT_TYPE_PA = 18,
1299 I40E_SWITCH_ELEMENT_TYPE_VSI = 19,
1300};
1301
1302
1303enum i40e_ether_type_index {
1304 I40E_ETHER_TYPE_1588 = 0,
1305 I40E_ETHER_TYPE_FIP = 1,
1306 I40E_ETHER_TYPE_OUI_EXTENDED = 2,
1307 I40E_ETHER_TYPE_MAC_CONTROL = 3,
1308 I40E_ETHER_TYPE_LLDP = 4,
1309 I40E_ETHER_TYPE_EVB_PROTOCOL1 = 5,
1310 I40E_ETHER_TYPE_EVB_PROTOCOL2 = 6,
1311 I40E_ETHER_TYPE_QCN_CNM = 7,
1312 I40E_ETHER_TYPE_8021X = 8,
1313 I40E_ETHER_TYPE_ARP = 9,
1314 I40E_ETHER_TYPE_RSV1 = 10,
1315 I40E_ETHER_TYPE_RSV2 = 11,
1316};
1317
1318
1319#define I40E_HASH_FILTER_BASE_SIZE 1024
1320
1321enum i40e_hash_filter_size {
1322 I40E_HASH_FILTER_SIZE_1K = 0,
1323 I40E_HASH_FILTER_SIZE_2K = 1,
1324 I40E_HASH_FILTER_SIZE_4K = 2,
1325 I40E_HASH_FILTER_SIZE_8K = 3,
1326 I40E_HASH_FILTER_SIZE_16K = 4,
1327 I40E_HASH_FILTER_SIZE_32K = 5,
1328 I40E_HASH_FILTER_SIZE_64K = 6,
1329 I40E_HASH_FILTER_SIZE_128K = 7,
1330 I40E_HASH_FILTER_SIZE_256K = 8,
1331 I40E_HASH_FILTER_SIZE_512K = 9,
1332 I40E_HASH_FILTER_SIZE_1M = 10,
1333};
1334
1335
1336#define I40E_DMA_CNTX_BASE_SIZE 512
1337
1338enum i40e_dma_cntx_size {
1339 I40E_DMA_CNTX_SIZE_512 = 0,
1340 I40E_DMA_CNTX_SIZE_1K = 1,
1341 I40E_DMA_CNTX_SIZE_2K = 2,
1342 I40E_DMA_CNTX_SIZE_4K = 3,
1343 I40E_DMA_CNTX_SIZE_8K = 4,
1344 I40E_DMA_CNTX_SIZE_16K = 5,
1345 I40E_DMA_CNTX_SIZE_32K = 6,
1346 I40E_DMA_CNTX_SIZE_64K = 7,
1347 I40E_DMA_CNTX_SIZE_128K = 8,
1348 I40E_DMA_CNTX_SIZE_256K = 9,
1349};
1350
1351
1352enum i40e_hash_lut_size {
1353 I40E_HASH_LUT_SIZE_128 = 0,
1354 I40E_HASH_LUT_SIZE_512 = 1,
1355};
1356
1357
1358struct i40e_filter_control_settings {
1359
1360 enum i40e_hash_filter_size pe_filt_num;
1361
1362 enum i40e_dma_cntx_size pe_cntx_num;
1363
1364 enum i40e_hash_filter_size fcoe_filt_num;
1365
1366 enum i40e_dma_cntx_size fcoe_cntx_num;
1367
1368 enum i40e_hash_lut_size hash_lut_size;
1369
1370 bool enable_fdir;
1371
1372 bool enable_ethtype;
1373
1374 bool enable_macvlan;
1375};
1376
1377
1378struct i40e_control_filter_stats {
1379 u16 mac_etype_used;
1380 u16 etype_used;
1381 u16 mac_etype_free;
1382 u16 etype_free;
1383};
1384
1385enum i40e_reset_type {
1386 I40E_RESET_POR = 0,
1387 I40E_RESET_CORER = 1,
1388 I40E_RESET_GLOBR = 2,
1389 I40E_RESET_EMPR = 3,
1390};
1391
1392
1393#define I40E_NVM_LLDP_CFG_PTR 0xD
1394struct i40e_lldp_variables {
1395 u16 length;
1396 u16 adminstatus;
1397 u16 msgfasttx;
1398 u16 msgtxinterval;
1399 u16 txparams;
1400 u16 timers;
1401 u16 crc8;
1402};
1403
1404
1405#define I40E_PFQF_CTL_0_HASHLUTSIZE_512 0x00010000
1406#endif
1407