1
2
3
4
5
6
7
8
9#include <linux/module.h>
10#include <linux/init.h>
11#include <linux/kernel.h>
12#include <linux/timer.h>
13#include <linux/delay.h>
14#include <linux/gfp.h>
15#include <linux/io.h>
16#include <linux/atomic.h>
17#include <asm/debug.h>
18#include <asm/qdio.h>
19#include <asm/ipl.h>
20
21#include "cio.h"
22#include "css.h"
23#include "device.h"
24#include "qdio.h"
25#include "qdio_debug.h"
26
27MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
28 "Jan Glauber <jang@linux.vnet.ibm.com>");
29MODULE_DESCRIPTION("QDIO base support");
30MODULE_LICENSE("GPL");
31
32static inline int do_siga_sync(unsigned long schid,
33 unsigned int out_mask, unsigned int in_mask,
34 unsigned int fc)
35{
36 register unsigned long __fc asm ("0") = fc;
37 register unsigned long __schid asm ("1") = schid;
38 register unsigned long out asm ("2") = out_mask;
39 register unsigned long in asm ("3") = in_mask;
40 int cc;
41
42 asm volatile(
43 " siga 0\n"
44 " ipm %0\n"
45 " srl %0,28\n"
46 : "=d" (cc)
47 : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
48 return cc;
49}
50
51static inline int do_siga_input(unsigned long schid, unsigned int mask,
52 unsigned int fc)
53{
54 register unsigned long __fc asm ("0") = fc;
55 register unsigned long __schid asm ("1") = schid;
56 register unsigned long __mask asm ("2") = mask;
57 int cc;
58
59 asm volatile(
60 " siga 0\n"
61 " ipm %0\n"
62 " srl %0,28\n"
63 : "=d" (cc)
64 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc");
65 return cc;
66}
67
68
69
70
71
72
73
74
75
76
77
78static inline int do_siga_output(unsigned long schid, unsigned long mask,
79 unsigned int *bb, unsigned int fc,
80 unsigned long aob)
81{
82 register unsigned long __fc asm("0") = fc;
83 register unsigned long __schid asm("1") = schid;
84 register unsigned long __mask asm("2") = mask;
85 register unsigned long __aob asm("3") = aob;
86 int cc;
87
88 asm volatile(
89 " siga 0\n"
90 " ipm %0\n"
91 " srl %0,28\n"
92 : "=d" (cc), "+d" (__fc), "+d" (__aob)
93 : "d" (__schid), "d" (__mask)
94 : "cc");
95 *bb = __fc >> 31;
96 return cc;
97}
98
99static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
100{
101
102 if (ccq == 0 || ccq == 32)
103 return 0;
104
105 if (ccq == 97)
106 return 1;
107
108 if (ccq == 96)
109 return 2;
110
111 DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
112 return -EIO;
113}
114
115
116
117
118
119
120
121
122
123
124
125
126static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
127 int start, int count, int auto_ack)
128{
129 int rc, tmp_count = count, tmp_start = start, nr = q->nr, retried = 0;
130 unsigned int ccq = 0;
131
132 qperf_inc(q, eqbs);
133
134 if (!q->is_input_q)
135 nr += q->irq_ptr->nr_input_qs;
136again:
137 ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
138 auto_ack);
139 rc = qdio_check_ccq(q, ccq);
140 if (!rc)
141 return count - tmp_count;
142
143 if (rc == 1) {
144 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
145 goto again;
146 }
147
148 if (rc == 2) {
149 qperf_inc(q, eqbs_partial);
150 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS part:%02x",
151 tmp_count);
152
153
154
155
156 if (!retried++)
157 goto again;
158 else
159 return count - tmp_count;
160 }
161
162 DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
163 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
164 q->handler(q->irq_ptr->cdev, QDIO_ERROR_GET_BUF_STATE,
165 q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
166 return 0;
167}
168
169
170
171
172
173
174
175
176
177
178
179
180static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
181 int count)
182{
183 unsigned int ccq = 0;
184 int tmp_count = count, tmp_start = start;
185 int nr = q->nr;
186 int rc;
187
188 if (!count)
189 return 0;
190 qperf_inc(q, sqbs);
191
192 if (!q->is_input_q)
193 nr += q->irq_ptr->nr_input_qs;
194again:
195 ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
196 rc = qdio_check_ccq(q, ccq);
197 if (!rc) {
198 WARN_ON_ONCE(tmp_count);
199 return count - tmp_count;
200 }
201
202 if (rc == 1 || rc == 2) {
203 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
204 qperf_inc(q, sqbs_partial);
205 goto again;
206 }
207
208 DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
209 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
210 q->handler(q->irq_ptr->cdev, QDIO_ERROR_SET_BUF_STATE,
211 q->nr, q->first_to_kick, count, q->irq_ptr->int_parm);
212 return 0;
213}
214
215
216static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
217 unsigned char *state, unsigned int count,
218 int auto_ack, int merge_pending)
219{
220 unsigned char __state = 0;
221 int i;
222
223 if (is_qebsm(q))
224 return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
225
226 for (i = 0; i < count; i++) {
227 if (!__state) {
228 __state = q->slsb.val[bufnr];
229 if (merge_pending && __state == SLSB_P_OUTPUT_PENDING)
230 __state = SLSB_P_OUTPUT_EMPTY;
231 } else if (merge_pending) {
232 if ((q->slsb.val[bufnr] & __state) != __state)
233 break;
234 } else if (q->slsb.val[bufnr] != __state)
235 break;
236 bufnr = next_buf(bufnr);
237 }
238 *state = __state;
239 return i;
240}
241
242static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
243 unsigned char *state, int auto_ack)
244{
245 return get_buf_states(q, bufnr, state, 1, auto_ack, 0);
246}
247
248
249static inline int set_buf_states(struct qdio_q *q, int bufnr,
250 unsigned char state, int count)
251{
252 int i;
253
254 if (is_qebsm(q))
255 return qdio_do_sqbs(q, state, bufnr, count);
256
257 for (i = 0; i < count; i++) {
258 xchg(&q->slsb.val[bufnr], state);
259 bufnr = next_buf(bufnr);
260 }
261 return count;
262}
263
264static inline int set_buf_state(struct qdio_q *q, int bufnr,
265 unsigned char state)
266{
267 return set_buf_states(q, bufnr, state, 1);
268}
269
270
271static void qdio_init_buf_states(struct qdio_irq *irq_ptr)
272{
273 struct qdio_q *q;
274 int i;
275
276 for_each_input_queue(irq_ptr, q, i)
277 set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
278 QDIO_MAX_BUFFERS_PER_Q);
279 for_each_output_queue(irq_ptr, q, i)
280 set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
281 QDIO_MAX_BUFFERS_PER_Q);
282}
283
284static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
285 unsigned int input)
286{
287 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
288 unsigned int fc = QDIO_SIGA_SYNC;
289 int cc;
290
291 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
292 qperf_inc(q, siga_sync);
293
294 if (is_qebsm(q)) {
295 schid = q->irq_ptr->sch_token;
296 fc |= QDIO_SIGA_QEBSM_FLAG;
297 }
298
299 cc = do_siga_sync(schid, output, input, fc);
300 if (unlikely(cc))
301 DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
302 return (cc) ? -EIO : 0;
303}
304
305static inline int qdio_siga_sync_q(struct qdio_q *q)
306{
307 if (q->is_input_q)
308 return qdio_siga_sync(q, 0, q->mask);
309 else
310 return qdio_siga_sync(q, q->mask, 0);
311}
312
313static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit,
314 unsigned long aob)
315{
316 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
317 unsigned int fc = QDIO_SIGA_WRITE;
318 u64 start_time = 0;
319 int retries = 0, cc;
320 unsigned long laob = 0;
321
322 if (q->u.out.use_cq && aob != 0) {
323 fc = QDIO_SIGA_WRITEQ;
324 laob = aob;
325 }
326
327 if (is_qebsm(q)) {
328 schid = q->irq_ptr->sch_token;
329 fc |= QDIO_SIGA_QEBSM_FLAG;
330 }
331again:
332 WARN_ON_ONCE((aob && queue_type(q) != QDIO_IQDIO_QFMT) ||
333 (aob && fc != QDIO_SIGA_WRITEQ));
334 cc = do_siga_output(schid, q->mask, busy_bit, fc, laob);
335
336
337 if (unlikely(*busy_bit)) {
338 retries++;
339
340 if (!start_time) {
341 start_time = get_tod_clock_fast();
342 goto again;
343 }
344 if (get_tod_clock_fast() - start_time < QDIO_BUSY_BIT_PATIENCE)
345 goto again;
346 }
347 if (retries) {
348 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr,
349 "%4x cc2 BB1:%1d", SCH_NO(q), q->nr);
350 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "count:%u", retries);
351 }
352 return cc;
353}
354
355static inline int qdio_siga_input(struct qdio_q *q)
356{
357 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
358 unsigned int fc = QDIO_SIGA_READ;
359 int cc;
360
361 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
362 qperf_inc(q, siga_read);
363
364 if (is_qebsm(q)) {
365 schid = q->irq_ptr->sch_token;
366 fc |= QDIO_SIGA_QEBSM_FLAG;
367 }
368
369 cc = do_siga_input(schid, q->mask, fc);
370 if (unlikely(cc))
371 DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
372 return (cc) ? -EIO : 0;
373}
374
375#define qdio_siga_sync_out(q) qdio_siga_sync(q, ~0U, 0)
376#define qdio_siga_sync_all(q) qdio_siga_sync(q, ~0U, ~0U)
377
378static inline void qdio_sync_queues(struct qdio_q *q)
379{
380
381 if (pci_out_supported(q))
382 qdio_siga_sync_all(q);
383 else
384 qdio_siga_sync_q(q);
385}
386
387int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
388 unsigned char *state)
389{
390 if (need_siga_sync(q))
391 qdio_siga_sync_q(q);
392 return get_buf_states(q, bufnr, state, 1, 0, 0);
393}
394
395static inline void qdio_stop_polling(struct qdio_q *q)
396{
397 if (!q->u.in.polling)
398 return;
399
400 q->u.in.polling = 0;
401 qperf_inc(q, stop_polling);
402
403
404 if (is_qebsm(q)) {
405 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
406 q->u.in.ack_count);
407 q->u.in.ack_count = 0;
408 } else
409 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
410}
411
412static inline void account_sbals(struct qdio_q *q, unsigned int count)
413{
414 int pos;
415
416 q->q_stats.nr_sbal_total += count;
417 if (count == QDIO_MAX_BUFFERS_MASK) {
418 q->q_stats.nr_sbals[7]++;
419 return;
420 }
421 pos = ilog2(count);
422 q->q_stats.nr_sbals[pos]++;
423}
424
425static void process_buffer_error(struct qdio_q *q, int count)
426{
427 unsigned char state = (q->is_input_q) ? SLSB_P_INPUT_NOT_INIT :
428 SLSB_P_OUTPUT_NOT_INIT;
429
430 q->qdio_error = QDIO_ERROR_SLSB_STATE;
431
432
433 if ((!q->is_input_q &&
434 (q->sbal[q->first_to_check]->element[15].sflags) == 0x10)) {
435 qperf_inc(q, target_full);
436 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%02x",
437 q->first_to_check);
438 goto set;
439 }
440
441 DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
442 DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
443 DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
444 DBF_ERROR("F14:%2x F15:%2x",
445 q->sbal[q->first_to_check]->element[14].sflags,
446 q->sbal[q->first_to_check]->element[15].sflags);
447
448set:
449
450
451
452
453 set_buf_states(q, q->first_to_check, state, count);
454}
455
456static inline void inbound_primed(struct qdio_q *q, int count)
457{
458 int new;
459
460 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %02x", count);
461
462
463 if (is_qebsm(q)) {
464 if (!q->u.in.polling) {
465 q->u.in.polling = 1;
466 q->u.in.ack_count = count;
467 q->u.in.ack_start = q->first_to_check;
468 return;
469 }
470
471
472 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
473 q->u.in.ack_count);
474 q->u.in.ack_count = count;
475 q->u.in.ack_start = q->first_to_check;
476 return;
477 }
478
479
480
481
482
483 new = add_buf(q->first_to_check, count - 1);
484 if (q->u.in.polling) {
485
486 set_buf_state(q, new, SLSB_P_INPUT_ACK);
487 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
488 } else {
489 q->u.in.polling = 1;
490 set_buf_state(q, new, SLSB_P_INPUT_ACK);
491 }
492
493 q->u.in.ack_start = new;
494 count--;
495 if (!count)
496 return;
497
498 set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT, count);
499}
500
501static int get_inbound_buffer_frontier(struct qdio_q *q)
502{
503 int count, stop;
504 unsigned char state = 0;
505
506 q->timestamp = get_tod_clock_fast();
507
508
509
510
511
512 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
513 stop = add_buf(q->first_to_check, count);
514
515 if (q->first_to_check == stop)
516 goto out;
517
518
519
520
521
522 count = get_buf_states(q, q->first_to_check, &state, count, 1, 0);
523 if (!count)
524 goto out;
525
526 switch (state) {
527 case SLSB_P_INPUT_PRIMED:
528 inbound_primed(q, count);
529 q->first_to_check = add_buf(q->first_to_check, count);
530 if (atomic_sub_return(count, &q->nr_buf_used) == 0)
531 qperf_inc(q, inbound_queue_full);
532 if (q->irq_ptr->perf_stat_enabled)
533 account_sbals(q, count);
534 break;
535 case SLSB_P_INPUT_ERROR:
536 process_buffer_error(q, count);
537 q->first_to_check = add_buf(q->first_to_check, count);
538 atomic_sub(count, &q->nr_buf_used);
539 if (q->irq_ptr->perf_stat_enabled)
540 account_sbals_error(q, count);
541 break;
542 case SLSB_CU_INPUT_EMPTY:
543 case SLSB_P_INPUT_NOT_INIT:
544 case SLSB_P_INPUT_ACK:
545 if (q->irq_ptr->perf_stat_enabled)
546 q->q_stats.nr_sbal_nop++;
547 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
548 break;
549 default:
550 WARN_ON_ONCE(1);
551 }
552out:
553 return q->first_to_check;
554}
555
556static int qdio_inbound_q_moved(struct qdio_q *q)
557{
558 int bufnr;
559
560 bufnr = get_inbound_buffer_frontier(q);
561
562 if (bufnr != q->last_move) {
563 q->last_move = bufnr;
564 if (!is_thinint_irq(q->irq_ptr) && MACHINE_IS_LPAR)
565 q->u.in.timestamp = get_tod_clock();
566 return 1;
567 } else
568 return 0;
569}
570
571static inline int qdio_inbound_q_done(struct qdio_q *q)
572{
573 unsigned char state = 0;
574
575 if (!atomic_read(&q->nr_buf_used))
576 return 1;
577
578 if (need_siga_sync(q))
579 qdio_siga_sync_q(q);
580 get_buf_state(q, q->first_to_check, &state, 0);
581
582 if (state == SLSB_P_INPUT_PRIMED || state == SLSB_P_INPUT_ERROR)
583
584 return 0;
585
586 if (is_thinint_irq(q->irq_ptr))
587 return 1;
588
589
590 if (MACHINE_IS_VM)
591 return 1;
592
593
594
595
596
597 if (get_tod_clock_fast() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
598 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%02x",
599 q->first_to_check);
600 return 1;
601 } else
602 return 0;
603}
604
605static inline int contains_aobs(struct qdio_q *q)
606{
607 return !q->is_input_q && q->u.out.use_cq;
608}
609
610static inline void qdio_handle_aobs(struct qdio_q *q, int start, int count)
611{
612 unsigned char state = 0;
613 int j, b = start;
614
615 if (!contains_aobs(q))
616 return;
617
618 for (j = 0; j < count; ++j) {
619 get_buf_state(q, b, &state, 0);
620 if (state == SLSB_P_OUTPUT_PENDING) {
621 struct qaob *aob = q->u.out.aobs[b];
622 if (aob == NULL)
623 continue;
624
625 q->u.out.sbal_state[b].flags |=
626 QDIO_OUTBUF_STATE_FLAG_PENDING;
627 q->u.out.aobs[b] = NULL;
628 } else if (state == SLSB_P_OUTPUT_EMPTY) {
629 q->u.out.sbal_state[b].aob = NULL;
630 }
631 b = next_buf(b);
632 }
633}
634
635static inline unsigned long qdio_aob_for_buffer(struct qdio_output_q *q,
636 int bufnr)
637{
638 unsigned long phys_aob = 0;
639
640 if (!q->use_cq)
641 goto out;
642
643 if (!q->aobs[bufnr]) {
644 struct qaob *aob = qdio_allocate_aob();
645 q->aobs[bufnr] = aob;
646 }
647 if (q->aobs[bufnr]) {
648 q->sbal_state[bufnr].flags = QDIO_OUTBUF_STATE_FLAG_NONE;
649 q->sbal_state[bufnr].aob = q->aobs[bufnr];
650 q->aobs[bufnr]->user1 = (u64) q->sbal_state[bufnr].user;
651 phys_aob = virt_to_phys(q->aobs[bufnr]);
652 WARN_ON_ONCE(phys_aob & 0xFF);
653 }
654
655out:
656 return phys_aob;
657}
658
659static void qdio_kick_handler(struct qdio_q *q)
660{
661 int start = q->first_to_kick;
662 int end = q->first_to_check;
663 int count;
664
665 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
666 return;
667
668 count = sub_buf(end, start);
669
670 if (q->is_input_q) {
671 qperf_inc(q, inbound_handler);
672 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%02x c:%02x", start, count);
673 } else {
674 qperf_inc(q, outbound_handler);
675 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: s:%02x c:%02x",
676 start, count);
677 }
678
679 qdio_handle_aobs(q, start, count);
680
681 q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
682 q->irq_ptr->int_parm);
683
684
685 q->first_to_kick = end;
686 q->qdio_error = 0;
687}
688
689static void __qdio_inbound_processing(struct qdio_q *q)
690{
691 qperf_inc(q, tasklet_inbound);
692
693 if (!qdio_inbound_q_moved(q))
694 return;
695
696 qdio_kick_handler(q);
697
698 if (!qdio_inbound_q_done(q)) {
699
700 qperf_inc(q, tasklet_inbound_resched);
701 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED)) {
702 tasklet_schedule(&q->tasklet);
703 return;
704 }
705 }
706
707 qdio_stop_polling(q);
708
709
710
711
712 if (!qdio_inbound_q_done(q)) {
713 qperf_inc(q, tasklet_inbound_resched2);
714 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
715 tasklet_schedule(&q->tasklet);
716 }
717}
718
719void qdio_inbound_processing(unsigned long data)
720{
721 struct qdio_q *q = (struct qdio_q *)data;
722 __qdio_inbound_processing(q);
723}
724
725static int get_outbound_buffer_frontier(struct qdio_q *q)
726{
727 int count, stop;
728 unsigned char state = 0;
729
730 q->timestamp = get_tod_clock_fast();
731
732 if (need_siga_sync(q))
733 if (((queue_type(q) != QDIO_IQDIO_QFMT) &&
734 !pci_out_supported(q)) ||
735 (queue_type(q) == QDIO_IQDIO_QFMT &&
736 multicast_outbound(q)))
737 qdio_siga_sync_q(q);
738
739
740
741
742
743 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
744 stop = add_buf(q->first_to_check, count);
745 if (q->first_to_check == stop)
746 goto out;
747
748 count = get_buf_states(q, q->first_to_check, &state, count, 0, 1);
749 if (!count)
750 goto out;
751
752 switch (state) {
753 case SLSB_P_OUTPUT_EMPTY:
754
755 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr,
756 "out empty:%1d %02x", q->nr, count);
757
758 atomic_sub(count, &q->nr_buf_used);
759 q->first_to_check = add_buf(q->first_to_check, count);
760 if (q->irq_ptr->perf_stat_enabled)
761 account_sbals(q, count);
762
763 break;
764 case SLSB_P_OUTPUT_ERROR:
765 process_buffer_error(q, count);
766 q->first_to_check = add_buf(q->first_to_check, count);
767 atomic_sub(count, &q->nr_buf_used);
768 if (q->irq_ptr->perf_stat_enabled)
769 account_sbals_error(q, count);
770 break;
771 case SLSB_CU_OUTPUT_PRIMED:
772
773 if (q->irq_ptr->perf_stat_enabled)
774 q->q_stats.nr_sbal_nop++;
775 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d",
776 q->nr);
777 break;
778 case SLSB_P_OUTPUT_NOT_INIT:
779 case SLSB_P_OUTPUT_HALTED:
780 break;
781 default:
782 WARN_ON_ONCE(1);
783 }
784
785out:
786 return q->first_to_check;
787}
788
789
790static inline int qdio_outbound_q_done(struct qdio_q *q)
791{
792 return atomic_read(&q->nr_buf_used) == 0;
793}
794
795static inline int qdio_outbound_q_moved(struct qdio_q *q)
796{
797 int bufnr;
798
799 bufnr = get_outbound_buffer_frontier(q);
800
801 if (bufnr != q->last_move) {
802 q->last_move = bufnr;
803 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
804 return 1;
805 } else
806 return 0;
807}
808
809static int qdio_kick_outbound_q(struct qdio_q *q, unsigned long aob)
810{
811 int retries = 0, cc;
812 unsigned int busy_bit;
813
814 if (!need_siga_out(q))
815 return 0;
816
817 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
818retry:
819 qperf_inc(q, siga_write);
820
821 cc = qdio_siga_output(q, &busy_bit, aob);
822 switch (cc) {
823 case 0:
824 break;
825 case 2:
826 if (busy_bit) {
827 while (++retries < QDIO_BUSY_BIT_RETRIES) {
828 mdelay(QDIO_BUSY_BIT_RETRY_DELAY);
829 goto retry;
830 }
831 DBF_ERROR("%4x cc2 BBC:%1d", SCH_NO(q), q->nr);
832 cc = -EBUSY;
833 } else {
834 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
835 cc = -ENOBUFS;
836 }
837 break;
838 case 1:
839 case 3:
840 DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
841 cc = -EIO;
842 break;
843 }
844 if (retries) {
845 DBF_ERROR("%4x cc2 BB2:%1d", SCH_NO(q), q->nr);
846 DBF_ERROR("count:%u", retries);
847 }
848 return cc;
849}
850
851static void __qdio_outbound_processing(struct qdio_q *q)
852{
853 qperf_inc(q, tasklet_outbound);
854 WARN_ON_ONCE(atomic_read(&q->nr_buf_used) < 0);
855
856 if (qdio_outbound_q_moved(q))
857 qdio_kick_handler(q);
858
859 if (queue_type(q) == QDIO_ZFCP_QFMT)
860 if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
861 goto sched;
862
863 if (q->u.out.pci_out_enabled)
864 return;
865
866
867
868
869
870
871 if (qdio_outbound_q_done(q))
872 del_timer(&q->u.out.timer);
873 else
874 if (!timer_pending(&q->u.out.timer))
875 mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
876 return;
877
878sched:
879 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
880 return;
881 tasklet_schedule(&q->tasklet);
882}
883
884
885void qdio_outbound_processing(unsigned long data)
886{
887 struct qdio_q *q = (struct qdio_q *)data;
888 __qdio_outbound_processing(q);
889}
890
891void qdio_outbound_timer(unsigned long data)
892{
893 struct qdio_q *q = (struct qdio_q *)data;
894
895 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
896 return;
897 tasklet_schedule(&q->tasklet);
898}
899
900static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
901{
902 struct qdio_q *out;
903 int i;
904
905 if (!pci_out_supported(q))
906 return;
907
908 for_each_output_queue(q->irq_ptr, out, i)
909 if (!qdio_outbound_q_done(out))
910 tasklet_schedule(&out->tasklet);
911}
912
913static void __tiqdio_inbound_processing(struct qdio_q *q)
914{
915 qperf_inc(q, tasklet_inbound);
916 if (need_siga_sync(q) && need_siga_sync_after_ai(q))
917 qdio_sync_queues(q);
918
919
920
921
922
923 qdio_check_outbound_after_thinint(q);
924
925 if (!qdio_inbound_q_moved(q))
926 return;
927
928 qdio_kick_handler(q);
929
930 if (!qdio_inbound_q_done(q)) {
931 qperf_inc(q, tasklet_inbound_resched);
932 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED)) {
933 tasklet_schedule(&q->tasklet);
934 return;
935 }
936 }
937
938 qdio_stop_polling(q);
939
940
941
942
943 if (!qdio_inbound_q_done(q)) {
944 qperf_inc(q, tasklet_inbound_resched2);
945 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
946 tasklet_schedule(&q->tasklet);
947 }
948}
949
950void tiqdio_inbound_processing(unsigned long data)
951{
952 struct qdio_q *q = (struct qdio_q *)data;
953 __tiqdio_inbound_processing(q);
954}
955
956static inline void qdio_set_state(struct qdio_irq *irq_ptr,
957 enum qdio_irq_states state)
958{
959 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
960
961 irq_ptr->state = state;
962 mb();
963}
964
965static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
966{
967 if (irb->esw.esw0.erw.cons) {
968 DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
969 DBF_ERROR_HEX(irb, 64);
970 DBF_ERROR_HEX(irb->ecw, 64);
971 }
972}
973
974
975static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
976{
977 int i;
978 struct qdio_q *q;
979
980 if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
981 return;
982
983 for_each_input_queue(irq_ptr, q, i) {
984 if (q->u.in.queue_start_poll) {
985
986 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
987 &q->u.in.queue_irq_state)) {
988 qperf_inc(q, int_discarded);
989 continue;
990 }
991 q->u.in.queue_start_poll(q->irq_ptr->cdev, q->nr,
992 q->irq_ptr->int_parm);
993 } else {
994 tasklet_schedule(&q->tasklet);
995 }
996 }
997
998 if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
999 return;
1000
1001 for_each_output_queue(irq_ptr, q, i) {
1002 if (qdio_outbound_q_done(q))
1003 continue;
1004 if (need_siga_sync(q) && need_siga_sync_out_after_pci(q))
1005 qdio_siga_sync_q(q);
1006 tasklet_schedule(&q->tasklet);
1007 }
1008}
1009
1010static void qdio_handle_activate_check(struct ccw_device *cdev,
1011 unsigned long intparm, int cstat, int dstat)
1012{
1013 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1014 struct qdio_q *q;
1015 int count;
1016
1017 DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
1018 DBF_ERROR("intp :%lx", intparm);
1019 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
1020
1021 if (irq_ptr->nr_input_qs) {
1022 q = irq_ptr->input_qs[0];
1023 } else if (irq_ptr->nr_output_qs) {
1024 q = irq_ptr->output_qs[0];
1025 } else {
1026 dump_stack();
1027 goto no_handler;
1028 }
1029
1030 count = sub_buf(q->first_to_check, q->first_to_kick);
1031 q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE,
1032 q->nr, q->first_to_kick, count, irq_ptr->int_parm);
1033no_handler:
1034 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1035
1036
1037
1038
1039 lgr_info_log();
1040}
1041
1042static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
1043 int dstat)
1044{
1045 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1046
1047 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
1048
1049 if (cstat)
1050 goto error;
1051 if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
1052 goto error;
1053 if (!(dstat & DEV_STAT_DEV_END))
1054 goto error;
1055 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
1056 return;
1057
1058error:
1059 DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
1060 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
1061 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
1062}
1063
1064
1065void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
1066 struct irb *irb)
1067{
1068 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1069 int cstat, dstat;
1070
1071 if (!intparm || !irq_ptr) {
1072 DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
1073 return;
1074 }
1075
1076 if (irq_ptr->perf_stat_enabled)
1077 irq_ptr->perf_stat.qdio_int++;
1078
1079 if (IS_ERR(irb)) {
1080 DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
1081 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
1082 wake_up(&cdev->private->wait_q);
1083 return;
1084 }
1085 qdio_irq_check_sense(irq_ptr, irb);
1086 cstat = irb->scsw.cmd.cstat;
1087 dstat = irb->scsw.cmd.dstat;
1088
1089 switch (irq_ptr->state) {
1090 case QDIO_IRQ_STATE_INACTIVE:
1091 qdio_establish_handle_irq(cdev, cstat, dstat);
1092 break;
1093 case QDIO_IRQ_STATE_CLEANUP:
1094 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1095 break;
1096 case QDIO_IRQ_STATE_ESTABLISHED:
1097 case QDIO_IRQ_STATE_ACTIVE:
1098 if (cstat & SCHN_STAT_PCI) {
1099 qdio_int_handler_pci(irq_ptr);
1100 return;
1101 }
1102 if (cstat || dstat)
1103 qdio_handle_activate_check(cdev, intparm, cstat,
1104 dstat);
1105 break;
1106 case QDIO_IRQ_STATE_STOPPED:
1107 break;
1108 default:
1109 WARN_ON_ONCE(1);
1110 }
1111 wake_up(&cdev->private->wait_q);
1112}
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122int qdio_get_ssqd_desc(struct ccw_device *cdev,
1123 struct qdio_ssqd_desc *data)
1124{
1125
1126 if (!cdev || !cdev->private)
1127 return -EINVAL;
1128
1129 DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
1130 return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
1131}
1132EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
1133
1134static void qdio_shutdown_queues(struct ccw_device *cdev)
1135{
1136 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1137 struct qdio_q *q;
1138 int i;
1139
1140 for_each_input_queue(irq_ptr, q, i)
1141 tasklet_kill(&q->tasklet);
1142
1143 for_each_output_queue(irq_ptr, q, i) {
1144 del_timer(&q->u.out.timer);
1145 tasklet_kill(&q->tasklet);
1146 }
1147}
1148
1149
1150
1151
1152
1153
1154int qdio_shutdown(struct ccw_device *cdev, int how)
1155{
1156 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1157 int rc;
1158 unsigned long flags;
1159
1160 if (!irq_ptr)
1161 return -ENODEV;
1162
1163 WARN_ON_ONCE(irqs_disabled());
1164 DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
1165
1166 mutex_lock(&irq_ptr->setup_mutex);
1167
1168
1169
1170
1171 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1172 mutex_unlock(&irq_ptr->setup_mutex);
1173 return 0;
1174 }
1175
1176
1177
1178
1179
1180 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1181
1182 tiqdio_remove_input_queues(irq_ptr);
1183 qdio_shutdown_queues(cdev);
1184 qdio_shutdown_debug_entries(irq_ptr);
1185
1186
1187 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1188
1189 if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
1190 rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
1191 else
1192
1193 rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
1194 if (rc) {
1195 DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
1196 DBF_ERROR("rc:%4d", rc);
1197 goto no_cleanup;
1198 }
1199
1200 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
1201 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1202 wait_event_interruptible_timeout(cdev->private->wait_q,
1203 irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
1204 irq_ptr->state == QDIO_IRQ_STATE_ERR,
1205 10 * HZ);
1206 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1207
1208no_cleanup:
1209 qdio_shutdown_thinint(irq_ptr);
1210
1211
1212 if ((void *)cdev->handler == (void *)qdio_int_handler)
1213 cdev->handler = irq_ptr->orig_handler;
1214 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1215
1216 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1217 mutex_unlock(&irq_ptr->setup_mutex);
1218 if (rc)
1219 return rc;
1220 return 0;
1221}
1222EXPORT_SYMBOL_GPL(qdio_shutdown);
1223
1224
1225
1226
1227
1228int qdio_free(struct ccw_device *cdev)
1229{
1230 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1231
1232 if (!irq_ptr)
1233 return -ENODEV;
1234
1235 DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
1236 DBF_DEV_EVENT(DBF_ERR, irq_ptr, "dbf abandoned");
1237 mutex_lock(&irq_ptr->setup_mutex);
1238
1239 irq_ptr->debug_area = NULL;
1240 cdev->private->qdio_data = NULL;
1241 mutex_unlock(&irq_ptr->setup_mutex);
1242
1243 qdio_release_memory(irq_ptr);
1244 return 0;
1245}
1246EXPORT_SYMBOL_GPL(qdio_free);
1247
1248
1249
1250
1251
1252int qdio_allocate(struct qdio_initialize *init_data)
1253{
1254 struct qdio_irq *irq_ptr;
1255
1256 DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
1257
1258 if ((init_data->no_input_qs && !init_data->input_handler) ||
1259 (init_data->no_output_qs && !init_data->output_handler))
1260 return -EINVAL;
1261
1262 if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
1263 (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
1264 return -EINVAL;
1265
1266 if ((!init_data->input_sbal_addr_array) ||
1267 (!init_data->output_sbal_addr_array))
1268 return -EINVAL;
1269
1270
1271 irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1272 if (!irq_ptr)
1273 goto out_err;
1274
1275 mutex_init(&irq_ptr->setup_mutex);
1276 if (qdio_allocate_dbf(init_data, irq_ptr))
1277 goto out_rel;
1278
1279
1280
1281
1282
1283
1284
1285 irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
1286 if (!irq_ptr->chsc_page)
1287 goto out_rel;
1288
1289
1290 irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1291 if (!irq_ptr->qdr)
1292 goto out_rel;
1293
1294 if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
1295 init_data->no_output_qs))
1296 goto out_rel;
1297
1298 init_data->cdev->private->qdio_data = irq_ptr;
1299 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1300 return 0;
1301out_rel:
1302 qdio_release_memory(irq_ptr);
1303out_err:
1304 return -ENOMEM;
1305}
1306EXPORT_SYMBOL_GPL(qdio_allocate);
1307
1308static void qdio_detect_hsicq(struct qdio_irq *irq_ptr)
1309{
1310 struct qdio_q *q = irq_ptr->input_qs[0];
1311 int i, use_cq = 0;
1312
1313 if (irq_ptr->nr_input_qs > 1 && queue_type(q) == QDIO_IQDIO_QFMT)
1314 use_cq = 1;
1315
1316 for_each_output_queue(irq_ptr, q, i) {
1317 if (use_cq) {
1318 if (qdio_enable_async_operation(&q->u.out) < 0) {
1319 use_cq = 0;
1320 continue;
1321 }
1322 } else
1323 qdio_disable_async_operation(&q->u.out);
1324 }
1325 DBF_EVENT("use_cq:%d", use_cq);
1326}
1327
1328
1329
1330
1331
1332int qdio_establish(struct qdio_initialize *init_data)
1333{
1334 struct qdio_irq *irq_ptr;
1335 struct ccw_device *cdev = init_data->cdev;
1336 unsigned long saveflags;
1337 int rc;
1338
1339 DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
1340
1341 irq_ptr = cdev->private->qdio_data;
1342 if (!irq_ptr)
1343 return -ENODEV;
1344
1345 if (cdev->private->state != DEV_STATE_ONLINE)
1346 return -EINVAL;
1347
1348 mutex_lock(&irq_ptr->setup_mutex);
1349 qdio_setup_irq(init_data);
1350
1351 rc = qdio_establish_thinint(irq_ptr);
1352 if (rc) {
1353 mutex_unlock(&irq_ptr->setup_mutex);
1354 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1355 return rc;
1356 }
1357
1358
1359 irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
1360 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1361 irq_ptr->ccw.count = irq_ptr->equeue.count;
1362 irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
1363
1364 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1365 ccw_device_set_options_mask(cdev, 0);
1366
1367 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
1368 if (rc) {
1369 DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
1370 DBF_ERROR("rc:%4x", rc);
1371 }
1372 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1373
1374 if (rc) {
1375 mutex_unlock(&irq_ptr->setup_mutex);
1376 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1377 return rc;
1378 }
1379
1380 wait_event_interruptible_timeout(cdev->private->wait_q,
1381 irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
1382 irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
1383
1384 if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
1385 mutex_unlock(&irq_ptr->setup_mutex);
1386 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1387 return -EIO;
1388 }
1389
1390 qdio_setup_ssqd_info(irq_ptr);
1391
1392 qdio_detect_hsicq(irq_ptr);
1393
1394
1395 qdio_init_buf_states(irq_ptr);
1396
1397 mutex_unlock(&irq_ptr->setup_mutex);
1398 qdio_print_subchannel_info(irq_ptr, cdev);
1399 qdio_setup_debug_entries(irq_ptr, cdev);
1400 return 0;
1401}
1402EXPORT_SYMBOL_GPL(qdio_establish);
1403
1404
1405
1406
1407
1408int qdio_activate(struct ccw_device *cdev)
1409{
1410 struct qdio_irq *irq_ptr;
1411 int rc;
1412 unsigned long saveflags;
1413
1414 DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
1415
1416 irq_ptr = cdev->private->qdio_data;
1417 if (!irq_ptr)
1418 return -ENODEV;
1419
1420 if (cdev->private->state != DEV_STATE_ONLINE)
1421 return -EINVAL;
1422
1423 mutex_lock(&irq_ptr->setup_mutex);
1424 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1425 rc = -EBUSY;
1426 goto out;
1427 }
1428
1429 irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
1430 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1431 irq_ptr->ccw.count = irq_ptr->aqueue.count;
1432 irq_ptr->ccw.cda = 0;
1433
1434 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1435 ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
1436
1437 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
1438 0, DOIO_DENY_PREFETCH);
1439 if (rc) {
1440 DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
1441 DBF_ERROR("rc:%4x", rc);
1442 }
1443 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1444
1445 if (rc)
1446 goto out;
1447
1448 if (is_thinint_irq(irq_ptr))
1449 tiqdio_add_input_queues(irq_ptr);
1450
1451
1452 msleep(5);
1453
1454 switch (irq_ptr->state) {
1455 case QDIO_IRQ_STATE_STOPPED:
1456 case QDIO_IRQ_STATE_ERR:
1457 rc = -EIO;
1458 break;
1459 default:
1460 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
1461 rc = 0;
1462 }
1463out:
1464 mutex_unlock(&irq_ptr->setup_mutex);
1465 return rc;
1466}
1467EXPORT_SYMBOL_GPL(qdio_activate);
1468
1469static inline int buf_in_between(int bufnr, int start, int count)
1470{
1471 int end = add_buf(start, count);
1472
1473 if (end > start) {
1474 if (bufnr >= start && bufnr < end)
1475 return 1;
1476 else
1477 return 0;
1478 }
1479
1480
1481 if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
1482 (bufnr < end))
1483 return 1;
1484 else
1485 return 0;
1486}
1487
1488
1489
1490
1491
1492
1493
1494
1495static int handle_inbound(struct qdio_q *q, unsigned int callflags,
1496 int bufnr, int count)
1497{
1498 int diff;
1499
1500 qperf_inc(q, inbound_call);
1501
1502 if (!q->u.in.polling)
1503 goto set;
1504
1505
1506 if (count == QDIO_MAX_BUFFERS_PER_Q) {
1507
1508 q->u.in.polling = 0;
1509 q->u.in.ack_count = 0;
1510 goto set;
1511 } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
1512 if (is_qebsm(q)) {
1513
1514 diff = add_buf(bufnr, count);
1515 diff = sub_buf(diff, q->u.in.ack_start);
1516 q->u.in.ack_count -= diff;
1517 if (q->u.in.ack_count <= 0) {
1518 q->u.in.polling = 0;
1519 q->u.in.ack_count = 0;
1520 goto set;
1521 }
1522 q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
1523 }
1524 else
1525
1526 q->u.in.polling = 0;
1527 }
1528
1529set:
1530 count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
1531 atomic_add(count, &q->nr_buf_used);
1532
1533 if (need_siga_in(q))
1534 return qdio_siga_input(q);
1535
1536 return 0;
1537}
1538
1539
1540
1541
1542
1543
1544
1545
1546static int handle_outbound(struct qdio_q *q, unsigned int callflags,
1547 int bufnr, int count)
1548{
1549 unsigned char state = 0;
1550 int used, rc = 0;
1551
1552 qperf_inc(q, outbound_call);
1553
1554 count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
1555 used = atomic_add_return(count, &q->nr_buf_used);
1556
1557 if (used == QDIO_MAX_BUFFERS_PER_Q)
1558 qperf_inc(q, outbound_queue_full);
1559
1560 if (callflags & QDIO_FLAG_PCI_OUT) {
1561 q->u.out.pci_out_enabled = 1;
1562 qperf_inc(q, pci_request_int);
1563 } else
1564 q->u.out.pci_out_enabled = 0;
1565
1566 if (queue_type(q) == QDIO_IQDIO_QFMT) {
1567 unsigned long phys_aob = 0;
1568
1569
1570 WARN_ON_ONCE(count > 1 && !multicast_outbound(q));
1571
1572 phys_aob = qdio_aob_for_buffer(&q->u.out, bufnr);
1573
1574 rc = qdio_kick_outbound_q(q, phys_aob);
1575 } else if (need_siga_sync(q)) {
1576 rc = qdio_siga_sync_q(q);
1577 } else {
1578
1579 get_buf_state(q, prev_buf(bufnr), &state, 0);
1580 if (state != SLSB_CU_OUTPUT_PRIMED)
1581 rc = qdio_kick_outbound_q(q, 0);
1582 else
1583 qperf_inc(q, fast_requeue);
1584 }
1585
1586
1587 if (used >= q->u.out.scan_threshold || rc)
1588 tasklet_schedule(&q->tasklet);
1589 else
1590
1591 if (!timer_pending(&q->u.out.timer))
1592 mod_timer(&q->u.out.timer, jiffies + HZ);
1593 return rc;
1594}
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
1605 int q_nr, unsigned int bufnr, unsigned int count)
1606{
1607 struct qdio_irq *irq_ptr;
1608
1609 if (bufnr >= QDIO_MAX_BUFFERS_PER_Q || count > QDIO_MAX_BUFFERS_PER_Q)
1610 return -EINVAL;
1611
1612 irq_ptr = cdev->private->qdio_data;
1613 if (!irq_ptr)
1614 return -ENODEV;
1615
1616 DBF_DEV_EVENT(DBF_INFO, irq_ptr,
1617 "do%02x b:%02x c:%02x", callflags, bufnr, count);
1618
1619 if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
1620 return -EIO;
1621 if (!count)
1622 return 0;
1623 if (callflags & QDIO_FLAG_SYNC_INPUT)
1624 return handle_inbound(irq_ptr->input_qs[q_nr],
1625 callflags, bufnr, count);
1626 else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
1627 return handle_outbound(irq_ptr->output_qs[q_nr],
1628 callflags, bufnr, count);
1629 return -EINVAL;
1630}
1631EXPORT_SYMBOL_GPL(do_QDIO);
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642int qdio_start_irq(struct ccw_device *cdev, int nr)
1643{
1644 struct qdio_q *q;
1645 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1646
1647 if (!irq_ptr)
1648 return -ENODEV;
1649 q = irq_ptr->input_qs[nr];
1650
1651 clear_nonshared_ind(irq_ptr);
1652 qdio_stop_polling(q);
1653 clear_bit(QDIO_QUEUE_IRQS_DISABLED, &q->u.in.queue_irq_state);
1654
1655
1656
1657
1658
1659 if (test_nonshared_ind(irq_ptr))
1660 goto rescan;
1661 if (!qdio_inbound_q_done(q))
1662 goto rescan;
1663 return 0;
1664
1665rescan:
1666 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1667 &q->u.in.queue_irq_state))
1668 return 0;
1669 else
1670 return 1;
1671
1672}
1673EXPORT_SYMBOL(qdio_start_irq);
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687int qdio_get_next_buffers(struct ccw_device *cdev, int nr, int *bufnr,
1688 int *error)
1689{
1690 struct qdio_q *q;
1691 int start, end;
1692 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1693
1694 if (!irq_ptr)
1695 return -ENODEV;
1696 q = irq_ptr->input_qs[nr];
1697
1698
1699
1700
1701
1702 if (need_siga_sync(q))
1703 qdio_sync_queues(q);
1704
1705
1706 qdio_check_outbound_after_thinint(q);
1707
1708 if (!qdio_inbound_q_moved(q))
1709 return 0;
1710
1711
1712 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
1713 return -EIO;
1714
1715 start = q->first_to_kick;
1716 end = q->first_to_check;
1717 *bufnr = start;
1718 *error = q->qdio_error;
1719
1720
1721 q->first_to_kick = end;
1722 q->qdio_error = 0;
1723 return sub_buf(end, start);
1724}
1725EXPORT_SYMBOL(qdio_get_next_buffers);
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736int qdio_stop_irq(struct ccw_device *cdev, int nr)
1737{
1738 struct qdio_q *q;
1739 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1740
1741 if (!irq_ptr)
1742 return -ENODEV;
1743 q = irq_ptr->input_qs[nr];
1744
1745 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1746 &q->u.in.queue_irq_state))
1747 return 0;
1748 else
1749 return 1;
1750}
1751EXPORT_SYMBOL(qdio_stop_irq);
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770int qdio_pnso_brinfo(struct subchannel_id schid,
1771 int cnc, u16 *response,
1772 void (*cb)(void *priv, enum qdio_brinfo_entry_type type,
1773 void *entry),
1774 void *priv)
1775{
1776 struct chsc_pnso_area *rr;
1777 int rc;
1778 u32 prev_instance = 0;
1779 int isfirstblock = 1;
1780 int i, size, elems;
1781
1782 rr = (struct chsc_pnso_area *)get_zeroed_page(GFP_KERNEL);
1783 if (rr == NULL)
1784 return -ENOMEM;
1785 do {
1786
1787 rc = chsc_pnso_brinfo(schid, rr, rr->naihdr.resume_token, cnc);
1788 if (rc != 0 && rc != -EBUSY)
1789 goto out;
1790 if (rr->response.code != 1) {
1791 rc = -EIO;
1792 continue;
1793 } else
1794 rc = 0;
1795
1796 if (cb == NULL)
1797 continue;
1798
1799 size = rr->naihdr.naids;
1800 elems = (rr->response.length -
1801 sizeof(struct chsc_header) -
1802 sizeof(struct chsc_brinfo_naihdr)) /
1803 size;
1804
1805 if (!isfirstblock && (rr->naihdr.instance != prev_instance)) {
1806
1807
1808 rc = -EAGAIN;
1809 break;
1810 }
1811 isfirstblock = 0;
1812 prev_instance = rr->naihdr.instance;
1813 for (i = 0; i < elems; i++)
1814 switch (size) {
1815 case sizeof(struct qdio_brinfo_entry_l3_ipv6):
1816 (*cb)(priv, l3_ipv6_addr,
1817 &rr->entries.l3_ipv6[i]);
1818 break;
1819 case sizeof(struct qdio_brinfo_entry_l3_ipv4):
1820 (*cb)(priv, l3_ipv4_addr,
1821 &rr->entries.l3_ipv4[i]);
1822 break;
1823 case sizeof(struct qdio_brinfo_entry_l2):
1824 (*cb)(priv, l2_addr_lnid,
1825 &rr->entries.l2[i]);
1826 break;
1827 default:
1828 WARN_ON_ONCE(1);
1829 rc = -EIO;
1830 goto out;
1831 }
1832 } while (rr->response.code == 0x0107 ||
1833 (rr->response.code == 1 &&
1834
1835 (rr->naihdr.resume_token.t1 || rr->naihdr.resume_token.t2)));
1836 (*response) = rr->response.code;
1837
1838out:
1839 free_page((unsigned long)rr);
1840 return rc;
1841}
1842EXPORT_SYMBOL_GPL(qdio_pnso_brinfo);
1843
1844static int __init init_QDIO(void)
1845{
1846 int rc;
1847
1848 rc = qdio_debug_init();
1849 if (rc)
1850 return rc;
1851 rc = qdio_setup_init();
1852 if (rc)
1853 goto out_debug;
1854 rc = tiqdio_allocate_memory();
1855 if (rc)
1856 goto out_cache;
1857 rc = tiqdio_register_thinints();
1858 if (rc)
1859 goto out_ti;
1860 return 0;
1861
1862out_ti:
1863 tiqdio_free_memory();
1864out_cache:
1865 qdio_setup_exit();
1866out_debug:
1867 qdio_debug_exit();
1868 return rc;
1869}
1870
1871static void __exit exit_QDIO(void)
1872{
1873 tiqdio_unregister_thinints();
1874 tiqdio_free_memory();
1875 qdio_setup_exit();
1876 qdio_debug_exit();
1877}
1878
1879module_init(init_QDIO);
1880module_exit(exit_QDIO);
1881