1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include "priv.h"
25#include "fuc/gt215.fuc3.h"
26
27#include <subdev/timer.h>
28
29int
30gt215_pmu_send(struct nvkm_pmu *pmu, u32 reply[2],
31 u32 process, u32 message, u32 data0, u32 data1)
32{
33 struct nvkm_subdev *subdev = &pmu->subdev;
34 struct nvkm_device *device = subdev->device;
35 u32 addr;
36
37 mutex_lock(&subdev->mutex);
38
39 addr = nvkm_rd32(device, 0x10a4a0);
40 if (nvkm_msec(device, 2000,
41 u32 tmp = nvkm_rd32(device, 0x10a4b0);
42 if (tmp != (addr ^ 8))
43 break;
44 ) < 0) {
45 mutex_unlock(&subdev->mutex);
46 return -EBUSY;
47 }
48
49
50
51
52
53 if (reply) {
54 pmu->recv.message = message;
55 pmu->recv.process = process;
56 }
57
58
59 do {
60 nvkm_wr32(device, 0x10a580, 0x00000001);
61 } while (nvkm_rd32(device, 0x10a580) != 0x00000001);
62
63
64 nvkm_wr32(device, 0x10a1c0, 0x01000000 | (((addr & 0x07) << 4) +
65 pmu->send.base));
66 nvkm_wr32(device, 0x10a1c4, process);
67 nvkm_wr32(device, 0x10a1c4, message);
68 nvkm_wr32(device, 0x10a1c4, data0);
69 nvkm_wr32(device, 0x10a1c4, data1);
70 nvkm_wr32(device, 0x10a4a0, (addr + 1) & 0x0f);
71
72
73 nvkm_wr32(device, 0x10a580, 0x00000000);
74
75
76 if (reply) {
77 wait_event(pmu->recv.wait, (pmu->recv.process == 0));
78 reply[0] = pmu->recv.data[0];
79 reply[1] = pmu->recv.data[1];
80 }
81
82 mutex_unlock(&subdev->mutex);
83 return 0;
84}
85
86void
87gt215_pmu_recv(struct nvkm_pmu *pmu)
88{
89 struct nvkm_subdev *subdev = &pmu->subdev;
90 struct nvkm_device *device = subdev->device;
91 u32 process, message, data0, data1;
92
93
94 u32 addr = nvkm_rd32(device, 0x10a4cc);
95 if (addr == nvkm_rd32(device, 0x10a4c8))
96 return;
97
98
99 do {
100 nvkm_wr32(device, 0x10a580, 0x00000002);
101 } while (nvkm_rd32(device, 0x10a580) != 0x00000002);
102
103
104 nvkm_wr32(device, 0x10a1c0, 0x02000000 | (((addr & 0x07) << 4) +
105 pmu->recv.base));
106 process = nvkm_rd32(device, 0x10a1c4);
107 message = nvkm_rd32(device, 0x10a1c4);
108 data0 = nvkm_rd32(device, 0x10a1c4);
109 data1 = nvkm_rd32(device, 0x10a1c4);
110 nvkm_wr32(device, 0x10a4cc, (addr + 1) & 0x0f);
111
112
113 nvkm_wr32(device, 0x10a580, 0x00000000);
114
115
116 if (pmu->recv.process) {
117 if (process == pmu->recv.process &&
118 message == pmu->recv.message) {
119 pmu->recv.data[0] = data0;
120 pmu->recv.data[1] = data1;
121 pmu->recv.process = 0;
122 wake_up(&pmu->recv.wait);
123 return;
124 }
125 }
126
127
128
129
130 nvkm_warn(subdev, "%c%c%c%c %08x %08x %08x %08x\n",
131 (char)((process & 0x000000ff) >> 0),
132 (char)((process & 0x0000ff00) >> 8),
133 (char)((process & 0x00ff0000) >> 16),
134 (char)((process & 0xff000000) >> 24),
135 process, message, data0, data1);
136}
137
138void
139gt215_pmu_intr(struct nvkm_pmu *pmu)
140{
141 struct nvkm_subdev *subdev = &pmu->subdev;
142 struct nvkm_device *device = subdev->device;
143 u32 disp = nvkm_rd32(device, 0x10a01c);
144 u32 intr = nvkm_rd32(device, 0x10a008) & disp & ~(disp >> 16);
145
146 if (intr & 0x00000020) {
147 u32 stat = nvkm_rd32(device, 0x10a16c);
148 if (stat & 0x80000000) {
149 nvkm_error(subdev, "UAS fault at %06x addr %08x\n",
150 stat & 0x00ffffff,
151 nvkm_rd32(device, 0x10a168));
152 nvkm_wr32(device, 0x10a16c, 0x00000000);
153 intr &= ~0x00000020;
154 }
155 }
156
157 if (intr & 0x00000040) {
158 schedule_work(&pmu->recv.work);
159 nvkm_wr32(device, 0x10a004, 0x00000040);
160 intr &= ~0x00000040;
161 }
162
163 if (intr & 0x00000080) {
164 nvkm_info(subdev, "wr32 %06x %08x\n",
165 nvkm_rd32(device, 0x10a7a0),
166 nvkm_rd32(device, 0x10a7a4));
167 nvkm_wr32(device, 0x10a004, 0x00000080);
168 intr &= ~0x00000080;
169 }
170
171 if (intr) {
172 nvkm_error(subdev, "intr %08x\n", intr);
173 nvkm_wr32(device, 0x10a004, intr);
174 }
175}
176
177void
178gt215_pmu_fini(struct nvkm_pmu *pmu)
179{
180 nvkm_wr32(pmu->subdev.device, 0x10a014, 0x00000060);
181}
182
183void
184gt215_pmu_reset(struct nvkm_pmu *pmu)
185{
186 struct nvkm_device *device = pmu->subdev.device;
187 nvkm_mask(device, 0x000200, 0x00002000, 0x00000000);
188 nvkm_mask(device, 0x000200, 0x00002000, 0x00002000);
189 nvkm_rd32(device, 0x000200);
190}
191
192int
193gt215_pmu_init(struct nvkm_pmu *pmu)
194{
195 struct nvkm_device *device = pmu->subdev.device;
196 int i;
197
198
199 nvkm_wr32(device, 0x10a1c0, 0x01000000);
200 for (i = 0; i < pmu->func->data.size / 4; i++)
201 nvkm_wr32(device, 0x10a1c4, pmu->func->data.data[i]);
202
203
204 nvkm_wr32(device, 0x10a180, 0x01000000);
205 for (i = 0; i < pmu->func->code.size / 4; i++) {
206 if ((i & 0x3f) == 0)
207 nvkm_wr32(device, 0x10a188, i >> 6);
208 nvkm_wr32(device, 0x10a184, pmu->func->code.data[i]);
209 }
210
211
212 nvkm_wr32(device, 0x10a10c, 0x00000000);
213 nvkm_wr32(device, 0x10a104, 0x00000000);
214 nvkm_wr32(device, 0x10a100, 0x00000002);
215
216
217 if (nvkm_msec(device, 2000,
218 if (nvkm_rd32(device, 0x10a4d0))
219 break;
220 ) < 0)
221 return -EBUSY;
222 pmu->send.base = nvkm_rd32(device, 0x10a4d0) & 0x0000ffff;
223 pmu->send.size = nvkm_rd32(device, 0x10a4d0) >> 16;
224
225
226 if (nvkm_msec(device, 2000,
227 if (nvkm_rd32(device, 0x10a4dc))
228 break;
229 ) < 0)
230 return -EBUSY;
231 pmu->recv.base = nvkm_rd32(device, 0x10a4dc) & 0x0000ffff;
232 pmu->recv.size = nvkm_rd32(device, 0x10a4dc) >> 16;
233
234 nvkm_wr32(device, 0x10a010, 0x000000e0);
235 return 0;
236}
237
238static const struct nvkm_pmu_func
239gt215_pmu = {
240 .code.data = gt215_pmu_code,
241 .code.size = sizeof(gt215_pmu_code),
242 .data.data = gt215_pmu_data,
243 .data.size = sizeof(gt215_pmu_data),
244 .reset = gt215_pmu_reset,
245 .init = gt215_pmu_init,
246 .fini = gt215_pmu_fini,
247 .intr = gt215_pmu_intr,
248 .send = gt215_pmu_send,
249 .recv = gt215_pmu_recv,
250};
251
252int
253gt215_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu)
254{
255 return nvkm_pmu_new_(>215_pmu, device, index, ppmu);
256}
257