1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18#ifndef __FSL_QE_UDC_H
19#define __FSL_QE_UDC_H
20
21
22#define PORT_CPM 0
23#define PORT_QE 1
24
25#define USB_MAX_ENDPOINTS 4
26#define USB_MAX_PIPES USB_MAX_ENDPOINTS
27#define USB_EP0_MAX_SIZE 64
28#define USB_MAX_CTRL_PAYLOAD 0x4000
29#define USB_BDRING_LEN 16
30#define USB_BDRING_LEN_RX 256
31#define USB_BDRING_LEN_TX 16
32#define MIN_EMPTY_BDS 128
33#define MAX_DATA_BDS 8
34#define USB_CRC_SIZE 2
35#define USB_DIR_BOTH 0x88
36#define R_BUF_MAXSIZE 0x800
37#define USB_EP_PARA_ALIGNMENT 32
38
39
40#define USB_MODE_EN 0x01
41#define USB_MODE_HOST 0x02
42#define USB_MODE_TEST 0x04
43#define USB_MODE_SFTE 0x08
44#define USB_MODE_RESUME 0x40
45#define USB_MODE_LSS 0x80
46
47
48#define USB_SLVADDR_MASK 0x7F
49
50
51#define USB_EPNUM_MASK 0xF000
52#define USB_EPNUM_SHIFT 12
53
54#define USB_TRANS_MODE_SHIFT 8
55#define USB_TRANS_CTR 0x0000
56#define USB_TRANS_INT 0x0100
57#define USB_TRANS_BULK 0x0200
58#define USB_TRANS_ISO 0x0300
59
60#define USB_EP_MF 0x0020
61#define USB_EP_RTE 0x0010
62
63#define USB_THS_SHIFT 2
64#define USB_THS_MASK 0x000c
65#define USB_THS_NORMAL 0x0
66#define USB_THS_IGNORE_IN 0x0004
67#define USB_THS_NACK 0x0008
68#define USB_THS_STALL 0x000c
69
70#define USB_RHS_SHIFT 0
71#define USB_RHS_MASK 0x0003
72#define USB_RHS_NORMAL 0x0
73#define USB_RHS_IGNORE_OUT 0x0001
74#define USB_RHS_NACK 0x0002
75#define USB_RHS_STALL 0x0003
76
77#define USB_RTHS_MASK 0x000f
78
79
80#define USB_CMD_STR_FIFO 0x80
81#define USB_CMD_FLUSH_FIFO 0x40
82#define USB_CMD_ISFT 0x20
83#define USB_CMD_DSFT 0x10
84#define USB_CMD_EP_MASK 0x03
85
86
87#define USB_E_MSF_MASK 0x0800
88#define USB_E_SFT_MASK 0x0400
89#define USB_E_RESET_MASK 0x0200
90#define USB_E_IDLE_MASK 0x0100
91#define USB_E_TXE4_MASK 0x0080
92#define USB_E_TXE3_MASK 0x0040
93#define USB_E_TXE2_MASK 0x0020
94#define USB_E_TXE1_MASK 0x0010
95#define USB_E_SOF_MASK 0x0008
96#define USB_E_BSY_MASK 0x0004
97#define USB_E_TXB_MASK 0x0002
98#define USB_E_RXB_MASK 0x0001
99#define USBER_ALL_CLEAR 0x0fff
100
101#define USB_E_DEFAULT_DEVICE (USB_E_RESET_MASK | USB_E_TXE4_MASK | \
102 USB_E_TXE3_MASK | USB_E_TXE2_MASK | \
103 USB_E_TXE1_MASK | USB_E_BSY_MASK | \
104 USB_E_TXB_MASK | USB_E_RXB_MASK)
105
106#define USB_E_TXE_MASK (USB_E_TXE4_MASK | USB_E_TXE3_MASK|\
107 USB_E_TXE2_MASK | USB_E_TXE1_MASK)
108
109#define USB_IDLE_STATUS_MASK 0x01
110
111
112#define USB_USSFT_MASK 0x3FFF
113
114
115#define USB_USFRN_MASK 0xFFFF
116
117struct usb_device_para{
118 u16 epptr[4];
119 u32 rstate;
120 u32 rptr;
121 u16 frame_n;
122 u16 rbcnt;
123 u32 rtemp;
124 u32 rxusb_data;
125 u16 rxuptr;
126 u8 reso[2];
127 u32 softbl;
128 u8 sofucrctemp;
129};
130
131struct usb_ep_para{
132 u16 rbase;
133 u16 tbase;
134 u8 rbmr;
135 u8 tbmr;
136 u16 mrblr;
137 u16 rbptr;
138 u16 tbptr;
139 u32 tstate;
140 u32 tptr;
141 u16 tcrc;
142 u16 tbcnt;
143 u32 ttemp;
144 u16 txusbu_ptr;
145 u8 reserve[2];
146};
147
148#define USB_BUSMODE_GBL 0x20
149#define USB_BUSMODE_BO_MASK 0x18
150#define USB_BUSMODE_BO_SHIFT 0x3
151#define USB_BUSMODE_BE 0x2
152#define USB_BUSMODE_CETM 0x04
153#define USB_BUSMODE_DTB 0x02
154
155
156#define ep_index(EP) ((EP)->ep.desc->bEndpointAddress & 0xF)
157#define ep_maxpacket(EP) ((EP)->ep.maxpacket)
158#define ep_is_in(EP) ((ep_index(EP) == 0) ? (EP->udc->ep0_dir == \
159 USB_DIR_IN) : ((EP)->ep.desc->bEndpointAddress \
160 & USB_DIR_IN) == USB_DIR_IN)
161
162
163#define WAIT_FOR_SETUP 0
164#define DATA_STATE_XMIT 1
165#define DATA_STATE_NEED_ZLP 2
166#define WAIT_FOR_OUT_STATUS 3
167#define DATA_STATE_RECV 4
168
169
170#define USBP_TM_CTL 0
171#define USBP_TM_ISO 1
172#define USBP_TM_BULK 2
173#define USBP_TM_INT 3
174
175
176
177
178struct qe_frame{
179 u8 *data;
180 u32 len;
181 u32 status;
182 u32 info;
183
184 void *privdata;
185 struct list_head node;
186};
187
188
189#define PID_DATA0 0x80000000
190#define PID_DATA1 0x40000000
191#define PID_SETUP 0x20000000
192#define SETUP_STATUS 0x10000000
193#define SETADDR_STATUS 0x08000000
194#define NO_REQ 0x04000000
195#define HOST_DATA 0x02000000
196#define FIRST_PACKET_IN_FRAME 0x01000000
197#define TOKEN_FRAME 0x00800000
198#define ZLP 0x00400000
199#define IN_TOKEN_FRAME 0x00200000
200#define OUT_TOKEN_FRAME 0x00100000
201#define SETUP_TOKEN_FRAME 0x00080000
202#define STALL_FRAME 0x00040000
203#define NACK_FRAME 0x00020000
204#define NO_PID 0x00010000
205#define NO_CRC 0x00008000
206#define HOST_COMMAND 0x00004000
207
208
209
210#define FRAME_OK 0x00000000
211#define FRAME_ERROR 0x80000000
212#define START_FRAME_LOST 0x40000000
213#define END_FRAME_LOST 0x20000000
214#define RX_ER_NONOCT 0x10000000
215#define RX_ER_BITSTUFF 0x08000000
216
217#define RX_ER_CRC 0x04000000
218#define RX_ER_OVERUN 0x02000000
219#define RX_ER_PID 0x01000000
220
221#define TX_ER_NAK 0x00800000
222#define TX_ER_STALL 0x00400000
223#define TX_ER_TIMEOUT 0x00200000
224#define TX_ER_UNDERUN 0x00100000
225#define FRAME_INPROGRESS 0x00080000
226#define ER_DATA_UNDERUN 0x00040000
227#define ER_DATA_OVERUN 0x00020000
228
229
230#define frame_get_length(frm) (frm->len)
231#define frame_set_length(frm, leng) (frm->len = leng)
232#define frame_get_data(frm) (frm->data)
233#define frame_set_data(frm, dat) (frm->data = dat)
234#define frame_get_info(frm) (frm->info)
235#define frame_set_info(frm, inf) (frm->info = inf)
236#define frame_get_status(frm) (frm->status)
237#define frame_set_status(frm, stat) (frm->status = stat)
238#define frame_get_privdata(frm) (frm->privdata)
239#define frame_set_privdata(frm, dat) (frm->privdata = dat)
240
241static inline void qe_frame_clean(struct qe_frame *frm)
242{
243 frame_set_data(frm, NULL);
244 frame_set_length(frm, 0);
245 frame_set_status(frm, FRAME_OK);
246 frame_set_info(frm, 0);
247 frame_set_privdata(frm, NULL);
248}
249
250static inline void qe_frame_init(struct qe_frame *frm)
251{
252 qe_frame_clean(frm);
253 INIT_LIST_HEAD(&(frm->node));
254}
255
256struct qe_req {
257 struct usb_request req;
258 struct list_head queue;
259
260
261 struct qe_ep *ep;
262 unsigned mapped:1;
263};
264
265struct qe_ep {
266 struct usb_ep ep;
267 struct list_head queue;
268 struct qe_udc *udc;
269 struct usb_gadget *gadget;
270
271 u8 state;
272
273 struct qe_bd __iomem *rxbase;
274 struct qe_bd __iomem *n_rxbd;
275 struct qe_bd __iomem *e_rxbd;
276
277 struct qe_bd __iomem *txbase;
278 struct qe_bd __iomem *n_txbd;
279 struct qe_bd __iomem *c_txbd;
280
281 struct qe_frame *rxframe;
282 u8 *rxbuffer;
283 dma_addr_t rxbuf_d;
284 u8 rxbufmap;
285 unsigned char localnack;
286 int has_data;
287
288 struct qe_frame *txframe;
289 struct qe_req *tx_req;
290 int sent;
291 int last;
292
293 u8 dir;
294 u8 epnum;
295 u8 tm;
296 u8 data01;
297 u8 init;
298
299 u8 already_seen;
300 u8 enable_tasklet;
301 u8 setup_stage;
302 u32 last_io;
303
304 char name[14];
305
306 unsigned double_buf:1;
307 unsigned stopped:1;
308 unsigned fnf:1;
309 unsigned has_dma:1;
310
311 u8 ackwait;
312 u8 dma_channel;
313 u16 dma_counter;
314 int lch;
315
316 struct timer_list timer;
317};
318
319struct qe_udc {
320 struct usb_gadget gadget;
321 struct usb_gadget_driver *driver;
322 struct device *dev;
323 struct qe_ep eps[USB_MAX_ENDPOINTS];
324 struct usb_ctrlrequest local_setup_buff;
325 spinlock_t lock;
326 unsigned long soc_type;
327
328 struct qe_req *status_req;
329
330
331 struct usb_device_para __iomem *usb_param;
332 struct usb_ep_para __iomem *ep_param[4];
333
334 u32 max_pipes;
335 u32 max_use_endpts;
336 u32 bus_reset;
337 u32 resume_state;
338 u32 usb_state;
339 u32 usb_next_state;
340 u32 ep0_state;
341 u32 ep0_dir;
342
343 u32 usb_sof_count;
344 u32 errors;
345
346 u8 *tmpbuf;
347 u32 c_start;
348 u32 c_end;
349
350 u8 *nullbuf;
351 u8 *statusbuf;
352 dma_addr_t nullp;
353 u8 nullmap;
354 u8 device_address;
355
356 unsigned int usb_clock;
357 unsigned int usb_irq;
358 struct usb_ctlr __iomem *usb_regs;
359
360 struct tasklet_struct rx_tasklet;
361
362 struct completion *done;
363};
364
365#define EP_STATE_IDLE 0
366#define EP_STATE_NACK 1
367#define EP_STATE_STALL 2
368
369
370
371
372#define T_R 0x80000000
373#define T_W 0x20000000
374#define T_I 0x10000000
375#define T_L 0x08000000
376#define T_TC 0x04000000
377#define T_CNF 0x02000000
378#define T_LSP 0x01000000
379#define T_PID 0x00c00000
380#define T_NAK 0x00100000
381#define T_STAL 0x00080000
382#define T_TO 0x00040000
383#define T_UN 0x00020000
384
385#define DEVICE_T_ERROR (T_UN | T_TO)
386#define HOST_T_ERROR (T_UN | T_TO | T_NAK | T_STAL)
387#define DEVICE_T_BD_MASK DEVICE_T_ERROR
388#define HOST_T_BD_MASK HOST_T_ERROR
389
390#define T_PID_SHIFT 6
391#define T_PID_DATA0 0x00800000
392#define T_PID_DATA1 0x00c00000
393
394
395
396
397#define R_E 0x80000000
398#define R_W 0x20000000
399#define R_I 0x10000000
400#define R_L 0x08000000
401#define R_F 0x04000000
402#define R_PID 0x00c00000
403#define R_NO 0x00100000
404#define R_AB 0x00080000
405#define R_CR 0x00040000
406#define R_OV 0x00020000
407
408#define R_ERROR (R_NO | R_AB | R_CR | R_OV)
409#define R_BD_MASK R_ERROR
410
411#define R_PID_DATA0 0x00000000
412#define R_PID_DATA1 0x00400000
413#define R_PID_SETUP 0x00800000
414
415#define CPM_USB_STOP_TX 0x2e600000
416#define CPM_USB_RESTART_TX 0x2e600000
417#define CPM_USB_STOP_TX_OPCODE 0x0a
418#define CPM_USB_RESTART_TX_OPCODE 0x0b
419#define CPM_USB_EP_SHIFT 5
420
421#endif
422