1
2
3
4
5
6
7
8
9
10
11
12#include <linux/module.h>
13#include <linux/spinlock.h>
14#include <linux/clk.h>
15#include <linux/component.h>
16#include <linux/list.h>
17#include <linux/of_graph.h>
18#include <linux/of_reserved_mem.h>
19#include <linux/pm_runtime.h>
20
21#include <drm/drmP.h>
22#include <drm/drm_atomic_helper.h>
23#include <drm/drm_crtc.h>
24#include <drm/drm_crtc_helper.h>
25#include <drm/drm_fb_helper.h>
26#include <drm/drm_fb_cma_helper.h>
27#include <drm/drm_gem_cma_helper.h>
28#include <drm/drm_of.h>
29
30#include "hdlcd_drv.h"
31#include "hdlcd_regs.h"
32
33static int hdlcd_load(struct drm_device *drm, unsigned long flags)
34{
35 struct hdlcd_drm_private *hdlcd = drm->dev_private;
36 struct platform_device *pdev = to_platform_device(drm->dev);
37 struct resource *res;
38 u32 version;
39 int ret;
40
41 hdlcd->clk = devm_clk_get(drm->dev, "pxlclk");
42 if (IS_ERR(hdlcd->clk))
43 return PTR_ERR(hdlcd->clk);
44
45#ifdef CONFIG_DEBUG_FS
46 atomic_set(&hdlcd->buffer_underrun_count, 0);
47 atomic_set(&hdlcd->bus_error_count, 0);
48 atomic_set(&hdlcd->vsync_count, 0);
49 atomic_set(&hdlcd->dma_end_count, 0);
50#endif
51
52 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
53 hdlcd->mmio = devm_ioremap_resource(drm->dev, res);
54 if (IS_ERR(hdlcd->mmio)) {
55 DRM_ERROR("failed to map control registers area\n");
56 ret = PTR_ERR(hdlcd->mmio);
57 hdlcd->mmio = NULL;
58 return ret;
59 }
60
61 version = hdlcd_read(hdlcd, HDLCD_REG_VERSION);
62 if ((version & HDLCD_PRODUCT_MASK) != HDLCD_PRODUCT_ID) {
63 DRM_ERROR("unknown product id: 0x%x\n", version);
64 return -EINVAL;
65 }
66 DRM_INFO("found ARM HDLCD version r%dp%d\n",
67 (version & HDLCD_VERSION_MAJOR_MASK) >> 8,
68 version & HDLCD_VERSION_MINOR_MASK);
69
70
71 ret = of_reserved_mem_device_init(drm->dev);
72 if (ret && ret != -ENODEV)
73 return ret;
74
75 ret = dma_set_mask_and_coherent(drm->dev, DMA_BIT_MASK(32));
76 if (ret)
77 goto setup_fail;
78
79 ret = hdlcd_setup_crtc(drm);
80 if (ret < 0) {
81 DRM_ERROR("failed to create crtc\n");
82 goto setup_fail;
83 }
84
85 ret = drm_irq_install(drm, platform_get_irq(pdev, 0));
86 if (ret < 0) {
87 DRM_ERROR("failed to install IRQ handler\n");
88 goto irq_fail;
89 }
90
91 return 0;
92
93irq_fail:
94 drm_crtc_cleanup(&hdlcd->crtc);
95setup_fail:
96 of_reserved_mem_device_release(drm->dev);
97
98 return ret;
99}
100
101static void hdlcd_fb_output_poll_changed(struct drm_device *drm)
102{
103 struct hdlcd_drm_private *hdlcd = drm->dev_private;
104
105 drm_fbdev_cma_hotplug_event(hdlcd->fbdev);
106}
107
108static const struct drm_mode_config_funcs hdlcd_mode_config_funcs = {
109 .fb_create = drm_fb_cma_create,
110 .output_poll_changed = hdlcd_fb_output_poll_changed,
111 .atomic_check = drm_atomic_helper_check,
112 .atomic_commit = drm_atomic_helper_commit,
113};
114
115static void hdlcd_setup_mode_config(struct drm_device *drm)
116{
117 drm_mode_config_init(drm);
118 drm->mode_config.min_width = 0;
119 drm->mode_config.min_height = 0;
120 drm->mode_config.max_width = HDLCD_MAX_XRES;
121 drm->mode_config.max_height = HDLCD_MAX_YRES;
122 drm->mode_config.funcs = &hdlcd_mode_config_funcs;
123}
124
125static void hdlcd_lastclose(struct drm_device *drm)
126{
127 struct hdlcd_drm_private *hdlcd = drm->dev_private;
128
129 drm_fbdev_cma_restore_mode(hdlcd->fbdev);
130}
131
132static irqreturn_t hdlcd_irq(int irq, void *arg)
133{
134 struct drm_device *drm = arg;
135 struct hdlcd_drm_private *hdlcd = drm->dev_private;
136 unsigned long irq_status;
137
138 irq_status = hdlcd_read(hdlcd, HDLCD_REG_INT_STATUS);
139
140#ifdef CONFIG_DEBUG_FS
141 if (irq_status & HDLCD_INTERRUPT_UNDERRUN)
142 atomic_inc(&hdlcd->buffer_underrun_count);
143
144 if (irq_status & HDLCD_INTERRUPT_DMA_END)
145 atomic_inc(&hdlcd->dma_end_count);
146
147 if (irq_status & HDLCD_INTERRUPT_BUS_ERROR)
148 atomic_inc(&hdlcd->bus_error_count);
149
150 if (irq_status & HDLCD_INTERRUPT_VSYNC)
151 atomic_inc(&hdlcd->vsync_count);
152
153#endif
154 if (irq_status & HDLCD_INTERRUPT_VSYNC)
155 drm_crtc_handle_vblank(&hdlcd->crtc);
156
157
158 hdlcd_write(hdlcd, HDLCD_REG_INT_CLEAR, irq_status);
159
160 return IRQ_HANDLED;
161}
162
163static void hdlcd_irq_preinstall(struct drm_device *drm)
164{
165 struct hdlcd_drm_private *hdlcd = drm->dev_private;
166
167 hdlcd_write(hdlcd, HDLCD_REG_INT_MASK, 0);
168 hdlcd_write(hdlcd, HDLCD_REG_INT_CLEAR, ~0);
169}
170
171static int hdlcd_irq_postinstall(struct drm_device *drm)
172{
173#ifdef CONFIG_DEBUG_FS
174 struct hdlcd_drm_private *hdlcd = drm->dev_private;
175 unsigned long irq_mask = hdlcd_read(hdlcd, HDLCD_REG_INT_MASK);
176
177
178 irq_mask |= HDLCD_DEBUG_INT_MASK;
179
180 hdlcd_write(hdlcd, HDLCD_REG_INT_MASK, irq_mask);
181#endif
182 return 0;
183}
184
185static void hdlcd_irq_uninstall(struct drm_device *drm)
186{
187 struct hdlcd_drm_private *hdlcd = drm->dev_private;
188
189 unsigned long irq_mask = hdlcd_read(hdlcd, HDLCD_REG_INT_MASK);
190
191#ifdef CONFIG_DEBUG_FS
192
193 irq_mask &= ~HDLCD_DEBUG_INT_MASK;
194#endif
195
196
197 irq_mask &= ~HDLCD_INTERRUPT_VSYNC;
198
199 hdlcd_write(hdlcd, HDLCD_REG_INT_MASK, irq_mask);
200}
201
202static int hdlcd_enable_vblank(struct drm_device *drm, unsigned int crtc)
203{
204 struct hdlcd_drm_private *hdlcd = drm->dev_private;
205 unsigned int mask = hdlcd_read(hdlcd, HDLCD_REG_INT_MASK);
206
207 hdlcd_write(hdlcd, HDLCD_REG_INT_MASK, mask | HDLCD_INTERRUPT_VSYNC);
208
209 return 0;
210}
211
212static void hdlcd_disable_vblank(struct drm_device *drm, unsigned int crtc)
213{
214 struct hdlcd_drm_private *hdlcd = drm->dev_private;
215 unsigned int mask = hdlcd_read(hdlcd, HDLCD_REG_INT_MASK);
216
217 hdlcd_write(hdlcd, HDLCD_REG_INT_MASK, mask & ~HDLCD_INTERRUPT_VSYNC);
218}
219
220#ifdef CONFIG_DEBUG_FS
221static int hdlcd_show_underrun_count(struct seq_file *m, void *arg)
222{
223 struct drm_info_node *node = (struct drm_info_node *)m->private;
224 struct drm_device *drm = node->minor->dev;
225 struct hdlcd_drm_private *hdlcd = drm->dev_private;
226
227 seq_printf(m, "underrun : %d\n", atomic_read(&hdlcd->buffer_underrun_count));
228 seq_printf(m, "dma_end : %d\n", atomic_read(&hdlcd->dma_end_count));
229 seq_printf(m, "bus_error: %d\n", atomic_read(&hdlcd->bus_error_count));
230 seq_printf(m, "vsync : %d\n", atomic_read(&hdlcd->vsync_count));
231 return 0;
232}
233
234static int hdlcd_show_pxlclock(struct seq_file *m, void *arg)
235{
236 struct drm_info_node *node = (struct drm_info_node *)m->private;
237 struct drm_device *drm = node->minor->dev;
238 struct hdlcd_drm_private *hdlcd = drm->dev_private;
239 unsigned long clkrate = clk_get_rate(hdlcd->clk);
240 unsigned long mode_clock = hdlcd->crtc.mode.crtc_clock * 1000;
241
242 seq_printf(m, "hw : %lu\n", clkrate);
243 seq_printf(m, "mode: %lu\n", mode_clock);
244 return 0;
245}
246
247static struct drm_info_list hdlcd_debugfs_list[] = {
248 { "interrupt_count", hdlcd_show_underrun_count, 0 },
249 { "clocks", hdlcd_show_pxlclock, 0 },
250 { "fb", drm_fb_cma_debugfs_show, 0 },
251};
252
253static int hdlcd_debugfs_init(struct drm_minor *minor)
254{
255 return drm_debugfs_create_files(hdlcd_debugfs_list,
256 ARRAY_SIZE(hdlcd_debugfs_list), minor->debugfs_root, minor);
257}
258#endif
259
260static const struct file_operations fops = {
261 .owner = THIS_MODULE,
262 .open = drm_open,
263 .release = drm_release,
264 .unlocked_ioctl = drm_ioctl,
265 .compat_ioctl = drm_compat_ioctl,
266 .poll = drm_poll,
267 .read = drm_read,
268 .llseek = noop_llseek,
269 .mmap = drm_gem_cma_mmap,
270};
271
272static struct drm_driver hdlcd_driver = {
273 .driver_features = DRIVER_HAVE_IRQ | DRIVER_GEM |
274 DRIVER_MODESET | DRIVER_PRIME |
275 DRIVER_ATOMIC,
276 .lastclose = hdlcd_lastclose,
277 .irq_handler = hdlcd_irq,
278 .irq_preinstall = hdlcd_irq_preinstall,
279 .irq_postinstall = hdlcd_irq_postinstall,
280 .irq_uninstall = hdlcd_irq_uninstall,
281 .get_vblank_counter = drm_vblank_no_hw_counter,
282 .enable_vblank = hdlcd_enable_vblank,
283 .disable_vblank = hdlcd_disable_vblank,
284 .gem_free_object_unlocked = drm_gem_cma_free_object,
285 .gem_vm_ops = &drm_gem_cma_vm_ops,
286 .dumb_create = drm_gem_cma_dumb_create,
287 .dumb_map_offset = drm_gem_cma_dumb_map_offset,
288 .dumb_destroy = drm_gem_dumb_destroy,
289 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
290 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
291 .gem_prime_export = drm_gem_prime_export,
292 .gem_prime_import = drm_gem_prime_import,
293 .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
294 .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
295 .gem_prime_vmap = drm_gem_cma_prime_vmap,
296 .gem_prime_vunmap = drm_gem_cma_prime_vunmap,
297 .gem_prime_mmap = drm_gem_cma_prime_mmap,
298#ifdef CONFIG_DEBUG_FS
299 .debugfs_init = hdlcd_debugfs_init,
300#endif
301 .fops = &fops,
302 .name = "hdlcd",
303 .desc = "ARM HDLCD Controller DRM",
304 .date = "20151021",
305 .major = 1,
306 .minor = 0,
307};
308
309static int hdlcd_drm_bind(struct device *dev)
310{
311 struct drm_device *drm;
312 struct hdlcd_drm_private *hdlcd;
313 int ret;
314
315 hdlcd = devm_kzalloc(dev, sizeof(*hdlcd), GFP_KERNEL);
316 if (!hdlcd)
317 return -ENOMEM;
318
319 drm = drm_dev_alloc(&hdlcd_driver, dev);
320 if (IS_ERR(drm))
321 return PTR_ERR(drm);
322
323 drm->dev_private = hdlcd;
324 dev_set_drvdata(dev, drm);
325
326 hdlcd_setup_mode_config(drm);
327 ret = hdlcd_load(drm, 0);
328 if (ret)
329 goto err_free;
330
331 ret = component_bind_all(dev, drm);
332 if (ret) {
333 DRM_ERROR("Failed to bind all components\n");
334 goto err_unload;
335 }
336
337 ret = pm_runtime_set_active(dev);
338 if (ret)
339 goto err_pm_active;
340
341 pm_runtime_enable(dev);
342
343 ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
344 if (ret < 0) {
345 DRM_ERROR("failed to initialise vblank\n");
346 goto err_vblank;
347 }
348
349 drm_mode_config_reset(drm);
350 drm_kms_helper_poll_init(drm);
351
352 hdlcd->fbdev = drm_fbdev_cma_init(drm, 32,
353 drm->mode_config.num_connector);
354
355 if (IS_ERR(hdlcd->fbdev)) {
356 ret = PTR_ERR(hdlcd->fbdev);
357 hdlcd->fbdev = NULL;
358 goto err_fbdev;
359 }
360
361 ret = drm_dev_register(drm, 0);
362 if (ret)
363 goto err_register;
364
365 return 0;
366
367err_register:
368 if (hdlcd->fbdev) {
369 drm_fbdev_cma_fini(hdlcd->fbdev);
370 hdlcd->fbdev = NULL;
371 }
372err_fbdev:
373 drm_kms_helper_poll_fini(drm);
374 drm_vblank_cleanup(drm);
375err_vblank:
376 pm_runtime_disable(drm->dev);
377err_pm_active:
378 component_unbind_all(dev, drm);
379err_unload:
380 drm_irq_uninstall(drm);
381 of_reserved_mem_device_release(drm->dev);
382err_free:
383 drm_mode_config_cleanup(drm);
384 dev_set_drvdata(dev, NULL);
385 drm_dev_unref(drm);
386
387 return ret;
388}
389
390static void hdlcd_drm_unbind(struct device *dev)
391{
392 struct drm_device *drm = dev_get_drvdata(dev);
393 struct hdlcd_drm_private *hdlcd = drm->dev_private;
394
395 drm_dev_unregister(drm);
396 if (hdlcd->fbdev) {
397 drm_fbdev_cma_fini(hdlcd->fbdev);
398 hdlcd->fbdev = NULL;
399 }
400 drm_kms_helper_poll_fini(drm);
401 component_unbind_all(dev, drm);
402 drm_vblank_cleanup(drm);
403 pm_runtime_get_sync(drm->dev);
404 drm_irq_uninstall(drm);
405 pm_runtime_put_sync(drm->dev);
406 pm_runtime_disable(drm->dev);
407 of_reserved_mem_device_release(drm->dev);
408 drm_mode_config_cleanup(drm);
409 drm_dev_unref(drm);
410 drm->dev_private = NULL;
411 dev_set_drvdata(dev, NULL);
412}
413
414static const struct component_master_ops hdlcd_master_ops = {
415 .bind = hdlcd_drm_bind,
416 .unbind = hdlcd_drm_unbind,
417};
418
419static int compare_dev(struct device *dev, void *data)
420{
421 return dev->of_node == data;
422}
423
424static int hdlcd_probe(struct platform_device *pdev)
425{
426 struct device_node *port, *ep;
427 struct component_match *match = NULL;
428
429 if (!pdev->dev.of_node)
430 return -ENODEV;
431
432
433 ep = of_graph_get_next_endpoint(pdev->dev.of_node, NULL);
434 if (!ep)
435 return -ENODEV;
436
437 if (!of_device_is_available(ep)) {
438 of_node_put(ep);
439 return -ENODEV;
440 }
441
442
443 port = of_graph_get_remote_port_parent(ep);
444 of_node_put(ep);
445 if (!port || !of_device_is_available(port)) {
446 of_node_put(port);
447 return -EAGAIN;
448 }
449
450 drm_of_component_match_add(&pdev->dev, &match, compare_dev, port);
451 of_node_put(port);
452
453 return component_master_add_with_match(&pdev->dev, &hdlcd_master_ops,
454 match);
455}
456
457static int hdlcd_remove(struct platform_device *pdev)
458{
459 component_master_del(&pdev->dev, &hdlcd_master_ops);
460 return 0;
461}
462
463static const struct of_device_id hdlcd_of_match[] = {
464 { .compatible = "arm,hdlcd" },
465 {},
466};
467MODULE_DEVICE_TABLE(of, hdlcd_of_match);
468
469static int __maybe_unused hdlcd_pm_suspend(struct device *dev)
470{
471 struct drm_device *drm = dev_get_drvdata(dev);
472 struct hdlcd_drm_private *hdlcd = drm ? drm->dev_private : NULL;
473
474 if (!hdlcd)
475 return 0;
476
477 drm_kms_helper_poll_disable(drm);
478
479 hdlcd->state = drm_atomic_helper_suspend(drm);
480 if (IS_ERR(hdlcd->state)) {
481 drm_kms_helper_poll_enable(drm);
482 return PTR_ERR(hdlcd->state);
483 }
484
485 return 0;
486}
487
488static int __maybe_unused hdlcd_pm_resume(struct device *dev)
489{
490 struct drm_device *drm = dev_get_drvdata(dev);
491 struct hdlcd_drm_private *hdlcd = drm ? drm->dev_private : NULL;
492
493 if (!hdlcd)
494 return 0;
495
496 drm_atomic_helper_resume(drm, hdlcd->state);
497 drm_kms_helper_poll_enable(drm);
498 pm_runtime_set_active(dev);
499
500 return 0;
501}
502
503static SIMPLE_DEV_PM_OPS(hdlcd_pm_ops, hdlcd_pm_suspend, hdlcd_pm_resume);
504
505static struct platform_driver hdlcd_platform_driver = {
506 .probe = hdlcd_probe,
507 .remove = hdlcd_remove,
508 .driver = {
509 .name = "hdlcd",
510 .pm = &hdlcd_pm_ops,
511 .of_match_table = hdlcd_of_match,
512 },
513};
514
515module_platform_driver(hdlcd_platform_driver);
516
517MODULE_AUTHOR("Liviu Dudau");
518MODULE_DESCRIPTION("ARM HDLCD DRM driver");
519MODULE_LICENSE("GPL v2");
520
