1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35#ifndef I40IW_CM_H
36#define I40IW_CM_H
37
38#define QUEUE_EVENTS
39
40#define I40IW_MANAGE_APBVT_DEL 0
41#define I40IW_MANAGE_APBVT_ADD 1
42
43#define I40IW_MPA_REQUEST_ACCEPT 1
44#define I40IW_MPA_REQUEST_REJECT 2
45
46
47#define IEFT_MPA_KEY_REQ "MPA ID Req Frame"
48#define IEFT_MPA_KEY_REP "MPA ID Rep Frame"
49#define IETF_MPA_KEY_SIZE 16
50#define IETF_MPA_VERSION 1
51#define IETF_MAX_PRIV_DATA_LEN 512
52#define IETF_MPA_FRAME_SIZE 20
53#define IETF_RTR_MSG_SIZE 4
54#define IETF_MPA_V2_FLAG 0x10
55#define SNDMARKER_SEQNMASK 0x000001FF
56
57#define I40IW_MAX_IETF_SIZE 32
58
59
60#define IETF_PEER_TO_PEER 0x8000
61#define IETF_FLPDU_ZERO_LEN 0x4000
62#define IETF_RDMA0_WRITE 0x8000
63#define IETF_RDMA0_READ 0x4000
64#define IETF_NO_IRD_ORD 0x3FFF
65
66
67#define I40IW_HW_IRD_SETTING_2 2
68#define I40IW_HW_IRD_SETTING_4 4
69#define I40IW_HW_IRD_SETTING_8 8
70#define I40IW_HW_IRD_SETTING_16 16
71#define I40IW_HW_IRD_SETTING_32 32
72#define I40IW_HW_IRD_SETTING_64 64
73
74enum ietf_mpa_flags {
75 IETF_MPA_FLAGS_MARKERS = 0x80,
76 IETF_MPA_FLAGS_CRC = 0x40,
77 IETF_MPA_FLAGS_REJECT = 0x20,
78};
79
80struct ietf_mpa_v1 {
81 u8 key[IETF_MPA_KEY_SIZE];
82 u8 flags;
83 u8 rev;
84 __be16 priv_data_len;
85 u8 priv_data[0];
86};
87
88#define ietf_mpa_req_resp_frame ietf_mpa_frame
89
90struct ietf_rtr_msg {
91 __be16 ctrl_ird;
92 __be16 ctrl_ord;
93};
94
95struct ietf_mpa_v2 {
96 u8 key[IETF_MPA_KEY_SIZE];
97 u8 flags;
98 u8 rev;
99 __be16 priv_data_len;
100 struct ietf_rtr_msg rtr_msg;
101 u8 priv_data[0];
102};
103
104struct i40iw_cm_node;
105enum i40iw_timer_type {
106 I40IW_TIMER_TYPE_SEND,
107 I40IW_TIMER_TYPE_RECV,
108 I40IW_TIMER_NODE_CLEANUP,
109 I40IW_TIMER_TYPE_CLOSE,
110};
111
112#define I40IW_PASSIVE_STATE_INDICATED 0
113#define I40IW_DO_NOT_SEND_RESET_EVENT 1
114#define I40IW_SEND_RESET_EVENT 2
115
116#define MAX_I40IW_IFS 4
117
118#define SET_ACK 0x1
119#define SET_SYN 0x2
120#define SET_FIN 0x4
121#define SET_RST 0x8
122
123#define TCP_OPTIONS_PADDING 3
124
125struct option_base {
126 u8 optionnum;
127 u8 length;
128};
129
130enum option_numbers {
131 OPTION_NUMBER_END,
132 OPTION_NUMBER_NONE,
133 OPTION_NUMBER_MSS,
134 OPTION_NUMBER_WINDOW_SCALE,
135 OPTION_NUMBER_SACK_PERM,
136 OPTION_NUMBER_SACK,
137 OPTION_NUMBER_WRITE0 = 0xbc
138};
139
140struct option_mss {
141 u8 optionnum;
142 u8 length;
143 __be16 mss;
144};
145
146struct option_windowscale {
147 u8 optionnum;
148 u8 length;
149 u8 shiftcount;
150};
151
152union all_known_options {
153 char as_end;
154 struct option_base as_base;
155 struct option_mss as_mss;
156 struct option_windowscale as_windowscale;
157};
158
159struct i40iw_timer_entry {
160 struct list_head list;
161 unsigned long timetosend;
162 struct i40iw_puda_buf *sqbuf;
163 u32 type;
164 u32 retrycount;
165 u32 retranscount;
166 u32 context;
167 u32 send_retrans;
168 int close_when_complete;
169};
170
171#define I40IW_DEFAULT_RETRYS 64
172#define I40IW_DEFAULT_RETRANS 8
173#define I40IW_DEFAULT_TTL 0x40
174#define I40IW_DEFAULT_RTT_VAR 0x6
175#define I40IW_DEFAULT_SS_THRESH 0x3FFFFFFF
176#define I40IW_DEFAULT_REXMIT_THRESH 8
177
178#define I40IW_RETRY_TIMEOUT HZ
179#define I40IW_SHORT_TIME 10
180#define I40IW_LONG_TIME (2 * HZ)
181#define I40IW_MAX_TIMEOUT ((unsigned long)(12 * HZ))
182
183#define I40IW_CM_HASHTABLE_SIZE 1024
184#define I40IW_CM_TCP_TIMER_INTERVAL 3000
185#define I40IW_CM_DEFAULT_MTU 1540
186#define I40IW_CM_DEFAULT_FRAME_CNT 10
187#define I40IW_CM_THREAD_STACK_SIZE 256
188#define I40IW_CM_DEFAULT_RCV_WND 64240
189#define I40IW_CM_DEFAULT_RCV_WND_SCALED 0x3fffc
190#define I40IW_CM_DEFAULT_RCV_WND_SCALE 2
191#define I40IW_CM_DEFAULT_FREE_PKTS 0x000A
192#define I40IW_CM_FREE_PKT_LO_WATERMARK 2
193
194#define I40IW_CM_DEFAULT_MSS 536
195
196#define I40IW_CM_DEF_SEQ 0x159bf75f
197#define I40IW_CM_DEF_LOCAL_ID 0x3b47
198
199#define I40IW_CM_DEF_SEQ2 0x18ed5740
200#define I40IW_CM_DEF_LOCAL_ID2 0xb807
201#define MAX_CM_BUFFER (I40IW_MAX_IETF_SIZE + IETF_MAX_PRIV_DATA_LEN)
202
203typedef u32 i40iw_addr_t;
204
205#define i40iw_cm_tsa_context i40iw_qp_context
206
207struct i40iw_qp;
208
209
210enum i40iw_cm_node_state {
211 I40IW_CM_STATE_UNKNOWN,
212 I40IW_CM_STATE_INITED,
213 I40IW_CM_STATE_LISTENING,
214 I40IW_CM_STATE_SYN_RCVD,
215 I40IW_CM_STATE_SYN_SENT,
216 I40IW_CM_STATE_ONE_SIDE_ESTABLISHED,
217 I40IW_CM_STATE_ESTABLISHED,
218 I40IW_CM_STATE_ACCEPTING,
219 I40IW_CM_STATE_MPAREQ_SENT,
220 I40IW_CM_STATE_MPAREQ_RCVD,
221 I40IW_CM_STATE_MPAREJ_RCVD,
222 I40IW_CM_STATE_OFFLOADED,
223 I40IW_CM_STATE_FIN_WAIT1,
224 I40IW_CM_STATE_FIN_WAIT2,
225 I40IW_CM_STATE_CLOSE_WAIT,
226 I40IW_CM_STATE_TIME_WAIT,
227 I40IW_CM_STATE_LAST_ACK,
228 I40IW_CM_STATE_CLOSING,
229 I40IW_CM_STATE_LISTENER_DESTROYED,
230 I40IW_CM_STATE_CLOSED
231};
232
233enum mpa_frame_version {
234 IETF_MPA_V1 = 1,
235 IETF_MPA_V2 = 2
236};
237
238enum mpa_frame_key {
239 MPA_KEY_REQUEST,
240 MPA_KEY_REPLY
241};
242
243enum send_rdma0 {
244 SEND_RDMA_READ_ZERO = 1,
245 SEND_RDMA_WRITE_ZERO = 2
246};
247
248enum i40iw_tcpip_pkt_type {
249 I40IW_PKT_TYPE_UNKNOWN,
250 I40IW_PKT_TYPE_SYN,
251 I40IW_PKT_TYPE_SYNACK,
252 I40IW_PKT_TYPE_ACK,
253 I40IW_PKT_TYPE_FIN,
254 I40IW_PKT_TYPE_RST
255};
256
257
258struct i40iw_cm_tcp_context {
259 u8 client;
260
261 u32 loc_seq_num;
262 u32 loc_ack_num;
263 u32 rem_ack_num;
264 u32 rcv_nxt;
265
266 u32 loc_id;
267 u32 rem_id;
268
269 u32 snd_wnd;
270 u32 max_snd_wnd;
271
272 u32 rcv_wnd;
273 u32 mss;
274 u8 snd_wscale;
275 u8 rcv_wscale;
276
277 struct timeval sent_ts;
278};
279
280enum i40iw_cm_listener_state {
281 I40IW_CM_LISTENER_PASSIVE_STATE = 1,
282 I40IW_CM_LISTENER_ACTIVE_STATE = 2,
283 I40IW_CM_LISTENER_EITHER_STATE = 3
284};
285
286struct i40iw_cm_listener {
287 struct list_head list;
288 struct i40iw_cm_core *cm_core;
289 u8 loc_mac[ETH_ALEN];
290 u32 loc_addr[4];
291 u16 loc_port;
292 struct iw_cm_id *cm_id;
293 atomic_t ref_count;
294 struct i40iw_device *iwdev;
295 atomic_t pend_accepts_cnt;
296 int backlog;
297 enum i40iw_cm_listener_state listener_state;
298 u32 reused_node;
299 u8 user_pri;
300 u8 tos;
301 u16 vlan_id;
302 bool qhash_set;
303 bool ipv4;
304 struct list_head child_listen_list;
305
306};
307
308struct i40iw_kmem_info {
309 void *addr;
310 u32 size;
311};
312
313
314struct i40iw_cm_node {
315 u32 loc_addr[4], rem_addr[4];
316 u16 loc_port, rem_port;
317 u16 vlan_id;
318 enum i40iw_cm_node_state state;
319 u8 loc_mac[ETH_ALEN];
320 u8 rem_mac[ETH_ALEN];
321 atomic_t ref_count;
322 struct i40iw_qp *iwqp;
323 struct i40iw_device *iwdev;
324 struct i40iw_sc_dev *dev;
325 struct i40iw_cm_tcp_context tcp_cntxt;
326 struct i40iw_cm_core *cm_core;
327 struct i40iw_cm_node *loopbackpartner;
328 struct i40iw_timer_entry *send_entry;
329 struct i40iw_timer_entry *close_entry;
330 spinlock_t retrans_list_lock;
331 enum send_rdma0 send_rdma0_op;
332 u16 ird_size;
333 u16 ord_size;
334 u16 mpav2_ird_ord;
335 struct iw_cm_id *cm_id;
336 struct list_head list;
337 int accelerated;
338 struct i40iw_cm_listener *listener;
339 int apbvt_set;
340 int accept_pend;
341 struct list_head timer_entry;
342 struct list_head reset_entry;
343 struct list_head connected_entry;
344 atomic_t passive_state;
345 bool qhash_set;
346 u8 user_pri;
347 u8 tos;
348 bool ipv4;
349 bool snd_mark_en;
350 u16 lsmm_size;
351 enum mpa_frame_version mpa_frame_rev;
352 struct i40iw_kmem_info pdata;
353 union {
354 struct ietf_mpa_v1 mpa_frame;
355 struct ietf_mpa_v2 mpa_v2_frame;
356 };
357
358 u8 pdata_buf[IETF_MAX_PRIV_DATA_LEN];
359 struct i40iw_kmem_info mpa_hdr;
360};
361
362
363
364struct i40iw_cm_info {
365 struct iw_cm_id *cm_id;
366 u16 loc_port;
367 u16 rem_port;
368 u32 loc_addr[4];
369 u32 rem_addr[4];
370 u16 vlan_id;
371 int backlog;
372 u8 user_pri;
373 u8 tos;
374 bool ipv4;
375};
376
377
378enum i40iw_cm_event_type {
379 I40IW_CM_EVENT_UNKNOWN,
380 I40IW_CM_EVENT_ESTABLISHED,
381 I40IW_CM_EVENT_MPA_REQ,
382 I40IW_CM_EVENT_MPA_CONNECT,
383 I40IW_CM_EVENT_MPA_ACCEPT,
384 I40IW_CM_EVENT_MPA_REJECT,
385 I40IW_CM_EVENT_MPA_ESTABLISHED,
386 I40IW_CM_EVENT_CONNECTED,
387 I40IW_CM_EVENT_RESET,
388 I40IW_CM_EVENT_ABORTED
389};
390
391
392struct i40iw_cm_event {
393 enum i40iw_cm_event_type type;
394 struct i40iw_cm_info cm_info;
395 struct work_struct event_work;
396 struct i40iw_cm_node *cm_node;
397};
398
399struct i40iw_cm_core {
400 struct i40iw_device *iwdev;
401 struct i40iw_sc_dev *dev;
402
403 struct list_head listen_nodes;
404 struct list_head connected_nodes;
405
406 struct timer_list tcp_timer;
407
408 struct workqueue_struct *event_wq;
409 struct workqueue_struct *disconn_wq;
410
411 spinlock_t ht_lock;
412 spinlock_t listen_list_lock;
413
414 u64 stats_nodes_created;
415 u64 stats_nodes_destroyed;
416 u64 stats_listen_created;
417 u64 stats_listen_destroyed;
418 u64 stats_listen_nodes_created;
419 u64 stats_listen_nodes_destroyed;
420 u64 stats_loopbacks;
421 u64 stats_accepts;
422 u64 stats_rejects;
423 u64 stats_connect_errs;
424 u64 stats_passive_errs;
425 u64 stats_pkt_retrans;
426 u64 stats_backlog_drops;
427};
428
429int i40iw_schedule_cm_timer(struct i40iw_cm_node *cm_node,
430 struct i40iw_puda_buf *sqbuf,
431 enum i40iw_timer_type type,
432 int send_retrans,
433 int close_when_complete);
434
435int i40iw_accept(struct iw_cm_id *, struct iw_cm_conn_param *);
436int i40iw_reject(struct iw_cm_id *, const void *, u8);
437int i40iw_connect(struct iw_cm_id *, struct iw_cm_conn_param *);
438int i40iw_create_listen(struct iw_cm_id *, int);
439int i40iw_destroy_listen(struct iw_cm_id *);
440
441int i40iw_cm_start(struct i40iw_device *);
442int i40iw_cm_stop(struct i40iw_device *);
443
444int i40iw_arp_table(struct i40iw_device *iwdev,
445 u32 *ip_addr,
446 bool ipv4,
447 u8 *mac_addr,
448 u32 action);
449
450void i40iw_if_notify(struct i40iw_device *iwdev, struct net_device *netdev,
451 u32 *ipaddr, bool ipv4, bool ifup);
452void i40iw_cm_disconnect_all(struct i40iw_device *iwdev);
453#endif
454
