1
2
3
4
5
6
7
8
9
10
11
12#include <linux/kernel.h>
13#include <linux/types.h>
14#include <linux/interrupt.h>
15#include <linux/list.h>
16#include <linux/timer.h>
17#include <linux/init.h>
18#include <linux/gpio.h>
19#include <linux/serial_core.h>
20#include <linux/serial_s3c.h>
21#include <linux/platform_device.h>
22#include <linux/ata_platform.h>
23#include <linux/i2c.h>
24#include <linux/io.h>
25#include <linux/sm501.h>
26#include <linux/sm501-regs.h>
27
28#include <asm/mach/arch.h>
29#include <asm/mach/map.h>
30#include <asm/mach/irq.h>
31
32#include <mach/hardware.h>
33#include <asm/irq.h>
34#include <asm/mach-types.h>
35
36#include <mach/regs-gpio.h>
37#include <mach/regs-lcd.h>
38#include <mach/gpio-samsung.h>
39#include <linux/platform_data/mtd-nand-s3c2410.h>
40#include <linux/platform_data/i2c-s3c2410.h>
41
42#include <linux/mtd/mtd.h>
43#include <linux/mtd/nand.h>
44#include <linux/mtd/nand_ecc.h>
45#include <linux/mtd/partitions.h>
46
47#include <net/ax88796.h>
48
49#include <plat/devs.h>
50#include <plat/cpu.h>
51#include <linux/platform_data/asoc-s3c24xx_simtec.h>
52#include <plat/samsung-time.h>
53
54#include "anubis.h"
55#include "common.h"
56#include "simtec.h"
57
58#define COPYRIGHT ", Copyright 2005-2009 Simtec Electronics"
59
60static struct map_desc anubis_iodesc[] __initdata = {
61
62
63 {
64 .virtual = (u32)S3C24XX_VA_ISA_BYTE,
65 .pfn = __phys_to_pfn(0x0),
66 .length = SZ_4M,
67 .type = MT_DEVICE,
68 }, {
69 .virtual = (u32)S3C24XX_VA_ISA_WORD,
70 .pfn = __phys_to_pfn(0x0),
71 .length = SZ_4M,
72 .type = MT_DEVICE,
73 },
74
75
76
77
78
79
80
81
82 {
83 .virtual = (u32)ANUBIS_VA_CTRL1,
84 .pfn = __phys_to_pfn(ANUBIS_PA_CTRL1),
85 .length = SZ_4K,
86 .type = MT_DEVICE,
87 }, {
88 .virtual = (u32)ANUBIS_VA_IDREG,
89 .pfn = __phys_to_pfn(ANUBIS_PA_IDREG),
90 .length = SZ_4K,
91 .type = MT_DEVICE,
92 },
93};
94
95#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
96#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
97#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
98
99static struct s3c2410_uartcfg anubis_uartcfgs[] __initdata = {
100 [0] = {
101 .hwport = 0,
102 .flags = 0,
103 .ucon = UCON,
104 .ulcon = ULCON,
105 .ufcon = UFCON,
106 .clk_sel = S3C2410_UCON_CLKSEL1 | S3C2410_UCON_CLKSEL2,
107 },
108 [1] = {
109 .hwport = 2,
110 .flags = 0,
111 .ucon = UCON,
112 .ulcon = ULCON,
113 .ufcon = UFCON,
114 .clk_sel = S3C2410_UCON_CLKSEL1 | S3C2410_UCON_CLKSEL2,
115 },
116};
117
118
119
120static int external_map[] = { 2 };
121static int chip0_map[] = { 0 };
122static int chip1_map[] = { 1 };
123
124static struct mtd_partition __initdata anubis_default_nand_part[] = {
125 [0] = {
126 .name = "Boot Agent",
127 .size = SZ_16K,
128 .offset = 0,
129 },
130 [1] = {
131 .name = "/boot",
132 .size = SZ_4M - SZ_16K,
133 .offset = SZ_16K,
134 },
135 [2] = {
136 .name = "user1",
137 .offset = SZ_4M,
138 .size = SZ_32M - SZ_4M,
139 },
140 [3] = {
141 .name = "user2",
142 .offset = SZ_32M,
143 .size = MTDPART_SIZ_FULL,
144 }
145};
146
147static struct mtd_partition __initdata anubis_default_nand_part_large[] = {
148 [0] = {
149 .name = "Boot Agent",
150 .size = SZ_128K,
151 .offset = 0,
152 },
153 [1] = {
154 .name = "/boot",
155 .size = SZ_4M - SZ_128K,
156 .offset = SZ_128K,
157 },
158 [2] = {
159 .name = "user1",
160 .offset = SZ_4M,
161 .size = SZ_32M - SZ_4M,
162 },
163 [3] = {
164 .name = "user2",
165 .offset = SZ_32M,
166 .size = MTDPART_SIZ_FULL,
167 }
168};
169
170
171
172
173
174
175
176
177static struct s3c2410_nand_set __initdata anubis_nand_sets[] = {
178 [1] = {
179 .name = "External",
180 .nr_chips = 1,
181 .nr_map = external_map,
182 .nr_partitions = ARRAY_SIZE(anubis_default_nand_part),
183 .partitions = anubis_default_nand_part,
184 },
185 [0] = {
186 .name = "chip0",
187 .nr_chips = 1,
188 .nr_map = chip0_map,
189 .nr_partitions = ARRAY_SIZE(anubis_default_nand_part),
190 .partitions = anubis_default_nand_part,
191 },
192 [2] = {
193 .name = "chip1",
194 .nr_chips = 1,
195 .nr_map = chip1_map,
196 .nr_partitions = ARRAY_SIZE(anubis_default_nand_part),
197 .partitions = anubis_default_nand_part,
198 },
199};
200
201static void anubis_nand_select(struct s3c2410_nand_set *set, int slot)
202{
203 unsigned int tmp;
204
205 slot = set->nr_map[slot] & 3;
206
207 pr_debug("anubis_nand: selecting slot %d (set %p,%p)\n",
208 slot, set, set->nr_map);
209
210 tmp = __raw_readb(ANUBIS_VA_CTRL1);
211 tmp &= ~ANUBIS_CTRL1_NANDSEL;
212 tmp |= slot;
213
214 pr_debug("anubis_nand: ctrl1 now %02x\n", tmp);
215
216 __raw_writeb(tmp, ANUBIS_VA_CTRL1);
217}
218
219static struct s3c2410_platform_nand __initdata anubis_nand_info = {
220 .tacls = 25,
221 .twrph0 = 55,
222 .twrph1 = 40,
223 .nr_sets = ARRAY_SIZE(anubis_nand_sets),
224 .sets = anubis_nand_sets,
225 .select_chip = anubis_nand_select,
226 .ecc_mode = NAND_ECC_SOFT,
227};
228
229
230
231static struct pata_platform_info anubis_ide_platdata = {
232 .ioport_shift = 5,
233};
234
235static struct resource anubis_ide0_resource[] = {
236 [0] = DEFINE_RES_MEM(S3C2410_CS3, 8 * 32),
237 [2] = DEFINE_RES_MEM(S3C2410_CS3 + (1 << 26) + (6 * 32), 32),
238 [3] = DEFINE_RES_IRQ(ANUBIS_IRQ_IDE0),
239};
240
241static struct platform_device anubis_device_ide0 = {
242 .name = "pata_platform",
243 .id = 0,
244 .num_resources = ARRAY_SIZE(anubis_ide0_resource),
245 .resource = anubis_ide0_resource,
246 .dev = {
247 .platform_data = &anubis_ide_platdata,
248 .coherent_dma_mask = ~0,
249 },
250};
251
252static struct resource anubis_ide1_resource[] = {
253 [0] = DEFINE_RES_MEM(S3C2410_CS4, 8 * 32),
254 [1] = DEFINE_RES_MEM(S3C2410_CS4 + (1 << 26) + (6 * 32), 32),
255 [2] = DEFINE_RES_IRQ(ANUBIS_IRQ_IDE0),
256};
257
258static struct platform_device anubis_device_ide1 = {
259 .name = "pata_platform",
260 .id = 1,
261 .num_resources = ARRAY_SIZE(anubis_ide1_resource),
262 .resource = anubis_ide1_resource,
263 .dev = {
264 .platform_data = &anubis_ide_platdata,
265 .coherent_dma_mask = ~0,
266 },
267};
268
269
270
271static struct ax_plat_data anubis_asix_platdata = {
272 .flags = AXFLG_MAC_FROMDEV,
273 .wordlength = 2,
274 .dcr_val = 0x48,
275 .rcr_val = 0x40,
276};
277
278static struct resource anubis_asix_resource[] = {
279 [0] = DEFINE_RES_MEM(S3C2410_CS5, 0x20 * 0x20),
280 [1] = DEFINE_RES_IRQ(ANUBIS_IRQ_ASIX),
281};
282
283static struct platform_device anubis_device_asix = {
284 .name = "ax88796",
285 .id = 0,
286 .num_resources = ARRAY_SIZE(anubis_asix_resource),
287 .resource = anubis_asix_resource,
288 .dev = {
289 .platform_data = &anubis_asix_platdata,
290 }
291};
292
293
294
295static struct resource anubis_sm501_resource[] = {
296 [0] = DEFINE_RES_MEM(S3C2410_CS2, SZ_8M),
297 [1] = DEFINE_RES_MEM(S3C2410_CS2 + SZ_64M - SZ_2M, SZ_2M),
298 [2] = DEFINE_RES_IRQ(IRQ_EINT0),
299};
300
301static struct sm501_initdata anubis_sm501_initdata = {
302 .gpio_high = {
303 .set = 0x3F000000,
304 .mask = 0x0,
305 },
306 .misc_timing = {
307 .set = 0x010100,
308 .mask = 0x1F1F00,
309 },
310 .misc_control = {
311 .set = SM501_MISC_PNL_24BIT,
312 .mask = 0,
313 },
314
315 .devices = SM501_USE_GPIO,
316
317
318 .mclk = 72 * MHZ,
319 .m1xclk = 144 * MHZ,
320};
321
322static struct sm501_platdata_gpio_i2c anubis_sm501_gpio_i2c[] = {
323 [0] = {
324 .bus_num = 1,
325 .pin_scl = 44,
326 .pin_sda = 45,
327 },
328 [1] = {
329 .bus_num = 2,
330 .pin_scl = 40,
331 .pin_sda = 41,
332 },
333};
334
335static struct sm501_platdata anubis_sm501_platdata = {
336 .init = &anubis_sm501_initdata,
337 .gpio_base = -1,
338 .gpio_i2c = anubis_sm501_gpio_i2c,
339 .gpio_i2c_nr = ARRAY_SIZE(anubis_sm501_gpio_i2c),
340};
341
342static struct platform_device anubis_device_sm501 = {
343 .name = "sm501",
344 .id = 0,
345 .num_resources = ARRAY_SIZE(anubis_sm501_resource),
346 .resource = anubis_sm501_resource,
347 .dev = {
348 .platform_data = &anubis_sm501_platdata,
349 },
350};
351
352
353
354static struct platform_device *anubis_devices[] __initdata = {
355 &s3c2410_device_dclk,
356 &s3c_device_ohci,
357 &s3c_device_wdt,
358 &s3c_device_adc,
359 &s3c_device_i2c0,
360 &s3c_device_rtc,
361 &s3c_device_nand,
362 &anubis_device_ide0,
363 &anubis_device_ide1,
364 &anubis_device_asix,
365 &anubis_device_sm501,
366};
367
368
369
370static struct i2c_board_info anubis_i2c_devs[] __initdata = {
371 {
372 I2C_BOARD_INFO("tps65011", 0x48),
373 .irq = IRQ_EINT20,
374 }
375};
376
377
378static struct s3c24xx_audio_simtec_pdata __initdata anubis_audio = {
379 .have_mic = 1,
380 .have_lout = 1,
381 .output_cdclk = 1,
382 .use_mpllin = 1,
383 .amp_gpio = S3C2410_GPB(2),
384 .amp_gain[0] = S3C2410_GPD(10),
385 .amp_gain[1] = S3C2410_GPD(11),
386};
387
388static void __init anubis_map_io(void)
389{
390 s3c24xx_init_io(anubis_iodesc, ARRAY_SIZE(anubis_iodesc));
391 s3c24xx_init_uarts(anubis_uartcfgs, ARRAY_SIZE(anubis_uartcfgs));
392 samsung_set_timer_source(SAMSUNG_PWM3, SAMSUNG_PWM4);
393
394
395
396 if ((__raw_readb(ANUBIS_VA_IDREG) & ANUBIS_IDREG_REVMASK) >= 4) {
397 printk(KERN_INFO "ANUBIS-B detected (revision %d)\n",
398 __raw_readb(ANUBIS_VA_IDREG) & ANUBIS_IDREG_REVMASK);
399 anubis_nand_sets[0].partitions = anubis_default_nand_part_large;
400 anubis_nand_sets[0].nr_partitions = ARRAY_SIZE(anubis_default_nand_part_large);
401 } else {
402
403 gpio_request_one(S3C2410_GPA(0), GPIOF_OUT_INIT_HIGH, NULL);
404 gpio_free(S3C2410_GPA(0));
405 }
406}
407
408static void __init anubis_init_time(void)
409{
410 s3c2440_init_clocks(12000000);
411 samsung_timer_init();
412}
413
414static void __init anubis_init(void)
415{
416 s3c_i2c0_set_platdata(NULL);
417 s3c_nand_set_platdata(&anubis_nand_info);
418 simtec_audio_add(NULL, false, &anubis_audio);
419
420 platform_add_devices(anubis_devices, ARRAY_SIZE(anubis_devices));
421
422 i2c_register_board_info(0, anubis_i2c_devs,
423 ARRAY_SIZE(anubis_i2c_devs));
424}
425
426
427MACHINE_START(ANUBIS, "Simtec-Anubis")
428
429 .atag_offset = 0x100,
430 .map_io = anubis_map_io,
431 .init_machine = anubis_init,
432 .init_irq = s3c2440_init_irq,
433 .init_time = anubis_init_time,
434MACHINE_END
435
