1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include <linux/spinlock.h>
25#include <linux/mm.h>
26#include <linux/bootmem.h>
27#include <linux/blkdev.h>
28#include <linux/init.h>
29#include <linux/kernel.h>
30#include <linux/screen_info.h>
31#include <linux/initrd.h>
32
33#include <asm/irq.h>
34#include <asm/io.h>
35#include <asm/bootinfo.h>
36#include <asm/mipsregs.h>
37#include <asm/reboot.h>
38#include <asm/time.h>
39#include <asm/traps.h>
40#include <asm/sibyte/sb1250.h>
41#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)
42#include <asm/sibyte/bcm1480_regs.h>
43#elif defined(CONFIG_SIBYTE_SB1250) || defined(CONFIG_SIBYTE_BCM112X)
44#include <asm/sibyte/sb1250_regs.h>
45#else
46#error invalid SiByte board configuration
47#endif
48#include <asm/sibyte/sb1250_genbus.h>
49#include <asm/sibyte/board.h>
50
51#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)
52extern void bcm1480_setup(void);
53#elif defined(CONFIG_SIBYTE_SB1250) || defined(CONFIG_SIBYTE_BCM112X)
54extern void sb1250_setup(void);
55#else
56#error invalid SiByte board configuration
57#endif
58
59extern int xicor_probe(void);
60extern int xicor_set_time(unsigned long);
61extern unsigned long xicor_get_time(void);
62
63extern int m41t81_probe(void);
64extern int m41t81_set_time(unsigned long);
65extern unsigned long m41t81_get_time(void);
66
67const char *get_system_type(void)
68{
69 return "SiByte " SIBYTE_BOARD_NAME;
70}
71
72int swarm_be_handler(struct pt_regs *regs, int is_fixup)
73{
74 if (!is_fixup && (regs->cp0_cause & 4)) {
75
76 printk("DBE physical address: %010Lx\n",
77 __read_64bit_c0_register($26, 1));
78 }
79 return is_fixup ? MIPS_BE_FIXUP : MIPS_BE_FATAL;
80}
81
82enum swarm_rtc_type {
83 RTC_NONE,
84 RTC_XICOR,
85 RTC_M41T81,
86};
87
88enum swarm_rtc_type swarm_rtc_type;
89
90void read_persistent_clock(struct timespec *ts)
91{
92 unsigned long sec;
93
94 switch (swarm_rtc_type) {
95 case RTC_XICOR:
96 sec = xicor_get_time();
97 break;
98
99 case RTC_M41T81:
100 sec = m41t81_get_time();
101 break;
102
103 case RTC_NONE:
104 default:
105 sec = mktime(2000, 1, 1, 0, 0, 0);
106 break;
107 }
108 ts->tv_sec = sec;
109 ts->tv_nsec = 0;
110}
111
112int rtc_mips_set_time(unsigned long sec)
113{
114 switch (swarm_rtc_type) {
115 case RTC_XICOR:
116 return xicor_set_time(sec);
117
118 case RTC_M41T81:
119 return m41t81_set_time(sec);
120
121 case RTC_NONE:
122 default:
123 return -1;
124 }
125}
126
127void __init plat_mem_setup(void)
128{
129#if defined(CONFIG_SIBYTE_BCM1x55) || defined(CONFIG_SIBYTE_BCM1x80)
130 bcm1480_setup();
131#elif defined(CONFIG_SIBYTE_SB1250) || defined(CONFIG_SIBYTE_BCM112X)
132 sb1250_setup();
133#else
134#error invalid SiByte board configuration
135#endif
136
137 board_be_handler = swarm_be_handler;
138
139 if (xicor_probe())
140 swarm_rtc_type = RTC_XICOR;
141 if (m41t81_probe())
142 swarm_rtc_type = RTC_M41T81;
143
144#ifdef CONFIG_VT
145 screen_info = (struct screen_info) {
146 .orig_video_page = 52,
147 .orig_video_mode = 3,
148 .orig_video_cols = 80,
149 .flags = 12,
150 .orig_video_ega_bx = 3,
151 .orig_video_lines = 25,
152 .orig_video_isVGA = 0x22,
153 .orig_video_points = 16,
154 };
155
156#endif
157}
158
159#ifdef LEDS_PHYS
160
161#ifdef CONFIG_SIBYTE_CARMEL
162
163#undef LEDS_PHYS
164#define LEDS_PHYS MLEDS_PHYS
165#endif
166
167void setleds(char *str)
168{
169 void *reg;
170 int i;
171
172 for (i = 0; i < 4; i++) {
173 reg = IOADDR(LEDS_PHYS) + 0x20 + ((3 - i) << 3);
174
175 if (!str[i])
176 writeb(' ', reg);
177 else
178 writeb(str[i], reg);
179 }
180}
181
182#endif
183