1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35#include <linux/module.h>
36#include <linux/delay.h>
37#include <linux/mutex.h>
38
39#include "../comedi_pci.h"
40
41#define READ_TIMEOUT 50
42
43static const struct comedi_lrange range_pci1050_ai = {
44 3, {
45 BIP_RANGE(10),
46 BIP_RANGE(5),
47 UNI_RANGE(10)
48 }
49};
50
51static const char range_codes_pci1050_ai[] = { 0x00, 0x10, 0x30 };
52
53struct dyna_pci10xx_private {
54 struct mutex mutex;
55 unsigned long BADR3;
56};
57
58static int dyna_pci10xx_ai_eoc(struct comedi_device *dev,
59 struct comedi_subdevice *s,
60 struct comedi_insn *insn,
61 unsigned long context)
62{
63 unsigned int status;
64
65 status = inw_p(dev->iobase);
66 if (status & (1 << 15))
67 return 0;
68 return -EBUSY;
69}
70
71static int dyna_pci10xx_insn_read_ai(struct comedi_device *dev,
72 struct comedi_subdevice *s,
73 struct comedi_insn *insn,
74 unsigned int *data)
75{
76 struct dyna_pci10xx_private *devpriv = dev->private;
77 int n;
78 u16 d = 0;
79 int ret = 0;
80 unsigned int chan, range;
81
82
83 chan = CR_CHAN(insn->chanspec);
84 range = range_codes_pci1050_ai[CR_RANGE((insn->chanspec))];
85
86 mutex_lock(&devpriv->mutex);
87
88 for (n = 0; n < insn->n; n++) {
89
90 smp_mb();
91 outw_p(0x0000 + range + chan, dev->iobase + 2);
92 usleep_range(10, 20);
93
94 ret = comedi_timeout(dev, s, insn, dyna_pci10xx_ai_eoc, 0);
95 if (ret)
96 break;
97
98
99 d = inw_p(dev->iobase);
100
101 d &= 0x0FFF;
102 data[n] = d;
103 }
104 mutex_unlock(&devpriv->mutex);
105
106
107 return ret ? ret : n;
108}
109
110
111static int dyna_pci10xx_insn_write_ao(struct comedi_device *dev,
112 struct comedi_subdevice *s,
113 struct comedi_insn *insn,
114 unsigned int *data)
115{
116 struct dyna_pci10xx_private *devpriv = dev->private;
117 int n;
118 unsigned int chan, range;
119
120 chan = CR_CHAN(insn->chanspec);
121 range = range_codes_pci1050_ai[CR_RANGE((insn->chanspec))];
122
123 mutex_lock(&devpriv->mutex);
124 for (n = 0; n < insn->n; n++) {
125 smp_mb();
126
127 outw_p(data[n], dev->iobase);
128 usleep_range(10, 20);
129 }
130 mutex_unlock(&devpriv->mutex);
131 return n;
132}
133
134
135static int dyna_pci10xx_di_insn_bits(struct comedi_device *dev,
136 struct comedi_subdevice *s,
137 struct comedi_insn *insn,
138 unsigned int *data)
139{
140 struct dyna_pci10xx_private *devpriv = dev->private;
141 u16 d = 0;
142
143 mutex_lock(&devpriv->mutex);
144 smp_mb();
145 d = inw_p(devpriv->BADR3);
146 usleep_range(10, 100);
147
148
149 data[1] = d;
150 data[0] = s->state;
151 mutex_unlock(&devpriv->mutex);
152 return insn->n;
153}
154
155static int dyna_pci10xx_do_insn_bits(struct comedi_device *dev,
156 struct comedi_subdevice *s,
157 struct comedi_insn *insn,
158 unsigned int *data)
159{
160 struct dyna_pci10xx_private *devpriv = dev->private;
161
162 mutex_lock(&devpriv->mutex);
163 if (comedi_dio_update_state(s, data)) {
164 smp_mb();
165 outw_p(s->state, devpriv->BADR3);
166 usleep_range(10, 100);
167 }
168
169 data[1] = s->state;
170 mutex_unlock(&devpriv->mutex);
171
172 return insn->n;
173}
174
175static int dyna_pci10xx_auto_attach(struct comedi_device *dev,
176 unsigned long context_unused)
177{
178 struct pci_dev *pcidev = comedi_to_pci_dev(dev);
179 struct dyna_pci10xx_private *devpriv;
180 struct comedi_subdevice *s;
181 int ret;
182
183 devpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));
184 if (!devpriv)
185 return -ENOMEM;
186
187 ret = comedi_pci_enable(dev);
188 if (ret)
189 return ret;
190 dev->iobase = pci_resource_start(pcidev, 2);
191 devpriv->BADR3 = pci_resource_start(pcidev, 3);
192
193 mutex_init(&devpriv->mutex);
194
195 ret = comedi_alloc_subdevices(dev, 4);
196 if (ret)
197 return ret;
198
199
200 s = &dev->subdevices[0];
201 s->type = COMEDI_SUBD_AI;
202 s->subdev_flags = SDF_READABLE | SDF_GROUND | SDF_DIFF;
203 s->n_chan = 16;
204 s->maxdata = 0x0FFF;
205 s->range_table = &range_pci1050_ai;
206 s->len_chanlist = 16;
207 s->insn_read = dyna_pci10xx_insn_read_ai;
208
209
210 s = &dev->subdevices[1];
211 s->type = COMEDI_SUBD_AO;
212 s->subdev_flags = SDF_WRITABLE;
213 s->n_chan = 16;
214 s->maxdata = 0x0FFF;
215 s->range_table = &range_unipolar10;
216 s->len_chanlist = 16;
217 s->insn_write = dyna_pci10xx_insn_write_ao;
218
219
220 s = &dev->subdevices[2];
221 s->type = COMEDI_SUBD_DI;
222 s->subdev_flags = SDF_READABLE;
223 s->n_chan = 16;
224 s->maxdata = 1;
225 s->range_table = &range_digital;
226 s->len_chanlist = 16;
227 s->insn_bits = dyna_pci10xx_di_insn_bits;
228
229
230 s = &dev->subdevices[3];
231 s->type = COMEDI_SUBD_DO;
232 s->subdev_flags = SDF_WRITABLE;
233 s->n_chan = 16;
234 s->maxdata = 1;
235 s->range_table = &range_digital;
236 s->len_chanlist = 16;
237 s->state = 0;
238 s->insn_bits = dyna_pci10xx_do_insn_bits;
239
240 return 0;
241}
242
243static void dyna_pci10xx_detach(struct comedi_device *dev)
244{
245 struct dyna_pci10xx_private *devpriv = dev->private;
246
247 comedi_pci_detach(dev);
248 if (devpriv)
249 mutex_destroy(&devpriv->mutex);
250}
251
252static struct comedi_driver dyna_pci10xx_driver = {
253 .driver_name = "dyna_pci10xx",
254 .module = THIS_MODULE,
255 .auto_attach = dyna_pci10xx_auto_attach,
256 .detach = dyna_pci10xx_detach,
257};
258
259static int dyna_pci10xx_pci_probe(struct pci_dev *dev,
260 const struct pci_device_id *id)
261{
262 return comedi_pci_auto_config(dev, &dyna_pci10xx_driver,
263 id->driver_data);
264}
265
266static const struct pci_device_id dyna_pci10xx_pci_table[] = {
267 { PCI_DEVICE(PCI_VENDOR_ID_PLX, 0x1050) },
268 { 0 }
269};
270MODULE_DEVICE_TABLE(pci, dyna_pci10xx_pci_table);
271
272static struct pci_driver dyna_pci10xx_pci_driver = {
273 .name = "dyna_pci10xx",
274 .id_table = dyna_pci10xx_pci_table,
275 .probe = dyna_pci10xx_pci_probe,
276 .remove = comedi_pci_auto_unconfig,
277};
278module_comedi_pci_driver(dyna_pci10xx_driver, dyna_pci10xx_pci_driver);
279
280MODULE_LICENSE("GPL");
281MODULE_AUTHOR("Prashant Shah <pshah.mumbai@gmail.com>");
282MODULE_DESCRIPTION("Comedi based drivers for Dynalog PCI DAQ cards");
283