1
2
3
4
5
6
7
8#include <linux/delay.h>
9#include <linux/i2c.h>
10#include <linux/module.h>
11#include <linux/regmap.h>
12#include <linux/slab.h>
13#include <linux/cdev.h>
14#include <sound/pcm.h>
15#include <sound/pcm_params.h>
16#include <sound/soc.h>
17#include <sound/tlv.h>
18#include "max98925.h"
19
20static const char *const dai_text[] = {
21 "Left", "Right", "LeftRight", "LeftRightDiv2",
22};
23
24static const char * const max98925_boost_voltage_text[] = {
25 "8.5V", "8.25V", "8.0V", "7.75V", "7.5V", "7.25V", "7.0V", "6.75V",
26 "6.5V", "6.5V", "6.5V", "6.5V", "6.5V", "6.5V", "6.5V", "6.5V"
27};
28
29static SOC_ENUM_SINGLE_DECL(max98925_boost_voltage,
30 MAX98925_CONFIGURATION, M98925_BST_VOUT_SHIFT,
31 max98925_boost_voltage_text);
32
33static const char *const hpf_text[] = {
34 "Disable", "DC Block", "100Hz", "200Hz", "400Hz", "800Hz",
35};
36
37static const struct reg_default max98925_reg[] = {
38 { 0x0B, 0x00 },
39 { 0x0C, 0x00 },
40 { 0x0D, 0x00 },
41 { 0x0E, 0x00 },
42 { 0x0F, 0x00 },
43 { 0x10, 0x00 },
44 { 0x11, 0xC0 },
45 { 0x12, 0x00 },
46 { 0x13, 0x00 },
47 { 0x14, 0xF0 },
48 { 0x15, 0x00 },
49 { 0x16, 0xAB },
50 { 0x17, 0x89 },
51 { 0x18, 0x00 },
52 { 0x19, 0x00 },
53 { 0x1A, 0x06 },
54 { 0x1B, 0xC0 },
55 { 0x1C, 0x00 },
56 { 0x1D, 0x00 },
57 { 0x1E, 0xF0 },
58 { 0x1F, 0x00 },
59 { 0x20, 0x50 },
60 { 0x21, 0x00 },
61 { 0x22, 0x00 },
62 { 0x23, 0x00 },
63 { 0x24, 0x00 },
64 { 0x25, 0x00 },
65 { 0x26, 0x00 },
66 { 0x27, 0xFF },
67 { 0x28, 0xFF },
68 { 0x29, 0xFF },
69 { 0x2A, 0xFF },
70 { 0x2B, 0x02 },
71 { 0x2C, 0x90 },
72 { 0x2D, 0x00 },
73 { 0x2E, 0x02 },
74 { 0x2F, 0x00 },
75 { 0x30, 0x0A },
76 { 0x31, 0x00 },
77 { 0x32, 0x80 },
78 { 0x33, 0x00 },
79 { 0x34, 0x92 },
80 { 0x35, 0x01 },
81 { 0x36, 0x00 },
82 { 0x37, 0x00 },
83 { 0x38, 0x00 },
84 { 0x3A, 0x00 },
85};
86
87static const struct soc_enum max98925_dai_enum =
88 SOC_ENUM_SINGLE(MAX98925_GAIN, 5, ARRAY_SIZE(dai_text), dai_text);
89
90static const struct soc_enum max98925_hpf_enum =
91 SOC_ENUM_SINGLE(MAX98925_FILTERS, 0, ARRAY_SIZE(hpf_text), hpf_text);
92
93static const struct snd_kcontrol_new max98925_hpf_sel_mux =
94 SOC_DAPM_ENUM("Rc Filter MUX Mux", max98925_hpf_enum);
95
96static const struct snd_kcontrol_new max98925_dai_sel_mux =
97 SOC_DAPM_ENUM("DAI IN MUX Mux", max98925_dai_enum);
98
99static int max98925_dac_event(struct snd_soc_dapm_widget *w,
100 struct snd_kcontrol *kcontrol, int event)
101{
102 struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
103 struct max98925_priv *max98925 = snd_soc_codec_get_drvdata(codec);
104
105 switch (event) {
106 case SND_SOC_DAPM_PRE_PMU:
107 regmap_update_bits(max98925->regmap,
108 MAX98925_BLOCK_ENABLE,
109 M98925_BST_EN_MASK |
110 M98925_ADC_IMON_EN_MASK | M98925_ADC_VMON_EN_MASK,
111 M98925_BST_EN_MASK |
112 M98925_ADC_IMON_EN_MASK | M98925_ADC_VMON_EN_MASK);
113 break;
114 case SND_SOC_DAPM_POST_PMD:
115 regmap_update_bits(max98925->regmap,
116 MAX98925_BLOCK_ENABLE, M98925_BST_EN_MASK |
117 M98925_ADC_IMON_EN_MASK | M98925_ADC_VMON_EN_MASK, 0);
118 break;
119 default:
120 return 0;
121 }
122 return 0;
123}
124
125static const struct snd_soc_dapm_widget max98925_dapm_widgets[] = {
126 SND_SOC_DAPM_AIF_IN("DAI_OUT", "HiFi Playback", 0, SND_SOC_NOPM, 0, 0),
127 SND_SOC_DAPM_MUX("DAI IN MUX", SND_SOC_NOPM, 0, 0,
128 &max98925_dai_sel_mux),
129 SND_SOC_DAPM_MUX("Rc Filter MUX", SND_SOC_NOPM, 0, 0,
130 &max98925_hpf_sel_mux),
131 SND_SOC_DAPM_DAC_E("Amp Enable", NULL, MAX98925_BLOCK_ENABLE,
132 M98925_SPK_EN_SHIFT, 0, max98925_dac_event,
133 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
134 SND_SOC_DAPM_SUPPLY("Global Enable", MAX98925_GLOBAL_ENABLE,
135 M98925_EN_SHIFT, 0, NULL, 0),
136 SND_SOC_DAPM_OUTPUT("BE_OUT"),
137};
138
139static const struct snd_soc_dapm_route max98925_audio_map[] = {
140 {"DAI IN MUX", "Left", "DAI_OUT"},
141 {"DAI IN MUX", "Right", "DAI_OUT"},
142 {"DAI IN MUX", "LeftRight", "DAI_OUT"},
143 {"DAI IN MUX", "LeftRightDiv2", "DAI_OUT"},
144 {"Rc Filter MUX", "Disable", "DAI IN MUX"},
145 {"Rc Filter MUX", "DC Block", "DAI IN MUX"},
146 {"Rc Filter MUX", "100Hz", "DAI IN MUX"},
147 {"Rc Filter MUX", "200Hz", "DAI IN MUX"},
148 {"Rc Filter MUX", "400Hz", "DAI IN MUX"},
149 {"Rc Filter MUX", "800Hz", "DAI IN MUX"},
150 {"Amp Enable", NULL, "Rc Filter MUX"},
151 {"BE_OUT", NULL, "Amp Enable"},
152 {"BE_OUT", NULL, "Global Enable"},
153};
154
155static bool max98925_volatile_register(struct device *dev, unsigned int reg)
156{
157 switch (reg) {
158 case MAX98925_VBAT_DATA:
159 case MAX98925_VBST_DATA:
160 case MAX98925_LIVE_STATUS0:
161 case MAX98925_LIVE_STATUS1:
162 case MAX98925_LIVE_STATUS2:
163 case MAX98925_STATE0:
164 case MAX98925_STATE1:
165 case MAX98925_STATE2:
166 case MAX98925_FLAG0:
167 case MAX98925_FLAG1:
168 case MAX98925_FLAG2:
169 case MAX98925_REV_VERSION:
170 return true;
171 default:
172 return false;
173 }
174}
175
176static bool max98925_readable_register(struct device *dev, unsigned int reg)
177{
178 switch (reg) {
179 case MAX98925_IRQ_CLEAR0:
180 case MAX98925_IRQ_CLEAR1:
181 case MAX98925_IRQ_CLEAR2:
182 case MAX98925_ALC_HOLD_RLS:
183 return false;
184 default:
185 return true;
186 }
187}
188
189static DECLARE_TLV_DB_SCALE(max98925_spk_tlv, -600, 100, 0);
190
191static const struct snd_kcontrol_new max98925_snd_controls[] = {
192 SOC_SINGLE_TLV("Speaker Volume", MAX98925_GAIN,
193 M98925_SPK_GAIN_SHIFT, (1<<M98925_SPK_GAIN_WIDTH)-1, 0,
194 max98925_spk_tlv),
195 SOC_SINGLE("Ramp Switch", MAX98925_GAIN_RAMPING,
196 M98925_SPK_RMP_EN_SHIFT, 1, 0),
197 SOC_SINGLE("ZCD Switch", MAX98925_GAIN_RAMPING,
198 M98925_SPK_ZCD_EN_SHIFT, 1, 0),
199 SOC_SINGLE("ALC Switch", MAX98925_THRESHOLD,
200 M98925_ALC_EN_SHIFT, 1, 0),
201 SOC_SINGLE("ALC Threshold", MAX98925_THRESHOLD, M98925_ALC_TH_SHIFT,
202 (1<<M98925_ALC_TH_WIDTH)-1, 0),
203 SOC_ENUM("Boost Output Voltage", max98925_boost_voltage),
204};
205
206
207static const struct {
208 int rate;
209 int sr;
210 int divisors[3][2];
211} rate_table[] = {
212 {
213 .rate = 8000,
214 .sr = 0,
215 .divisors = { {1, 375}, {5, 1764}, {1, 384} }
216 },
217 {
218 .rate = 11025,
219 .sr = 1,
220 .divisors = { {147, 40000}, {1, 256}, {147, 40960} }
221 },
222 {
223 .rate = 12000,
224 .sr = 2,
225 .divisors = { {1, 250}, {5, 1176}, {1, 256} }
226 },
227 {
228 .rate = 16000,
229 .sr = 3,
230 .divisors = { {2, 375}, {5, 882}, {1, 192} }
231 },
232 {
233 .rate = 22050,
234 .sr = 4,
235 .divisors = { {147, 20000}, {1, 128}, {147, 20480} }
236 },
237 {
238 .rate = 24000,
239 .sr = 5,
240 .divisors = { {1, 125}, {5, 588}, {1, 128} }
241 },
242 {
243 .rate = 32000,
244 .sr = 6,
245 .divisors = { {4, 375}, {5, 441}, {1, 96} }
246 },
247 {
248 .rate = 44100,
249 .sr = 7,
250 .divisors = { {147, 10000}, {1, 64}, {147, 10240} }
251 },
252 {
253 .rate = 48000,
254 .sr = 8,
255 .divisors = { {2, 125}, {5, 294}, {1, 64} }
256 },
257};
258
259static inline int max98925_rate_value(struct snd_soc_codec *codec,
260 int rate, int clock, int *value, int *n, int *m)
261{
262 int ret = -EINVAL;
263 int i;
264
265 for (i = 0; i < ARRAY_SIZE(rate_table); i++) {
266 if (rate_table[i].rate >= rate) {
267 *value = rate_table[i].sr;
268 *n = rate_table[i].divisors[clock][0];
269 *m = rate_table[i].divisors[clock][1];
270 ret = 0;
271 break;
272 }
273 }
274 return ret;
275}
276
277static void max98925_set_sense_data(struct max98925_priv *max98925)
278{
279
280 regmap_update_bits(max98925->regmap,
281 MAX98925_DOUT_CFG_VMON,
282 M98925_DAI_VMON_EN_MASK, M98925_DAI_VMON_EN_MASK);
283 regmap_update_bits(max98925->regmap,
284 MAX98925_DOUT_CFG_VMON,
285 M98925_DAI_VMON_SLOT_MASK,
286 max98925->v_slot << M98925_DAI_VMON_SLOT_SHIFT);
287
288 regmap_update_bits(max98925->regmap,
289 MAX98925_DOUT_CFG_IMON,
290 M98925_DAI_IMON_EN_MASK, M98925_DAI_IMON_EN_MASK);
291 regmap_update_bits(max98925->regmap,
292 MAX98925_DOUT_CFG_IMON,
293 M98925_DAI_IMON_SLOT_MASK,
294 max98925->i_slot << M98925_DAI_IMON_SLOT_SHIFT);
295}
296
297static int max98925_dai_set_fmt(struct snd_soc_dai *codec_dai,
298 unsigned int fmt)
299{
300 struct snd_soc_codec *codec = codec_dai->codec;
301 struct max98925_priv *max98925 = snd_soc_codec_get_drvdata(codec);
302 unsigned int invert = 0;
303
304 dev_dbg(codec->dev, "%s: fmt 0x%08X\n", __func__, fmt);
305 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
306 case SND_SOC_DAIFMT_CBS_CFS:
307
308 regmap_update_bits(max98925->regmap,
309 MAX98925_DAI_CLK_MODE2,
310 M98925_DAI_MAS_MASK, 0);
311 max98925_set_sense_data(max98925);
312 break;
313 case SND_SOC_DAIFMT_CBM_CFM:
314
315
316
317
318 regmap_update_bits(max98925->regmap,
319 MAX98925_DAI_CLK_MODE2,
320 M98925_DAI_MAS_MASK, M98925_DAI_MAS_MASK);
321 break;
322 case SND_SOC_DAIFMT_CBS_CFM:
323 case SND_SOC_DAIFMT_CBM_CFS:
324 default:
325 dev_err(codec->dev, "DAI clock mode unsupported");
326 return -EINVAL;
327 }
328
329 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
330 case SND_SOC_DAIFMT_NB_NF:
331 break;
332 case SND_SOC_DAIFMT_NB_IF:
333 invert = M98925_DAI_WCI_MASK;
334 break;
335 case SND_SOC_DAIFMT_IB_NF:
336 invert = M98925_DAI_BCI_MASK;
337 break;
338 case SND_SOC_DAIFMT_IB_IF:
339 invert = M98925_DAI_BCI_MASK | M98925_DAI_WCI_MASK;
340 break;
341 default:
342 dev_err(codec->dev, "DAI invert mode unsupported");
343 return -EINVAL;
344 }
345
346 regmap_update_bits(max98925->regmap, MAX98925_FORMAT,
347 M98925_DAI_BCI_MASK | M98925_DAI_WCI_MASK, invert);
348 return 0;
349}
350
351static int max98925_set_clock(struct max98925_priv *max98925,
352 struct snd_pcm_hw_params *params)
353{
354 unsigned int dai_sr = 0, clock, mdll, n, m;
355 struct snd_soc_codec *codec = max98925->codec;
356 int rate = params_rate(params);
357
358 int blr_clk_ratio = params_channels(params) * max98925->ch_size;
359
360 switch (blr_clk_ratio) {
361 case 32:
362 regmap_update_bits(max98925->regmap,
363 MAX98925_DAI_CLK_MODE2,
364 M98925_DAI_BSEL_MASK, M98925_DAI_BSEL_32);
365 break;
366 case 48:
367 regmap_update_bits(max98925->regmap,
368 MAX98925_DAI_CLK_MODE2,
369 M98925_DAI_BSEL_MASK, M98925_DAI_BSEL_48);
370 break;
371 case 64:
372 regmap_update_bits(max98925->regmap,
373 MAX98925_DAI_CLK_MODE2,
374 M98925_DAI_BSEL_MASK, M98925_DAI_BSEL_64);
375 break;
376 default:
377 return -EINVAL;
378 }
379
380 switch (max98925->sysclk) {
381 case 6000000:
382 clock = 0;
383 mdll = M98925_MDLL_MULT_MCLKx16;
384 break;
385 case 11289600:
386 clock = 1;
387 mdll = M98925_MDLL_MULT_MCLKx8;
388 break;
389 case 12000000:
390 clock = 0;
391 mdll = M98925_MDLL_MULT_MCLKx8;
392 break;
393 case 12288000:
394 clock = 2;
395 mdll = M98925_MDLL_MULT_MCLKx8;
396 break;
397 default:
398 dev_info(max98925->codec->dev, "unsupported sysclk %d\n",
399 max98925->sysclk);
400 return -EINVAL;
401 }
402
403 if (max98925_rate_value(codec, rate, clock, &dai_sr, &n, &m))
404 return -EINVAL;
405
406
407 regmap_update_bits(max98925->regmap,
408 MAX98925_DAI_CLK_MODE2,
409 M98925_DAI_SR_MASK, dai_sr << M98925_DAI_SR_SHIFT);
410
411 regmap_write(max98925->regmap,
412 MAX98925_DAI_CLK_DIV_M_MSBS, m >> 8);
413 regmap_write(max98925->regmap,
414 MAX98925_DAI_CLK_DIV_M_LSBS, m & 0xFF);
415
416 regmap_write(max98925->regmap,
417 MAX98925_DAI_CLK_DIV_N_MSBS, n >> 8);
418 regmap_write(max98925->regmap,
419 MAX98925_DAI_CLK_DIV_N_LSBS, n & 0xFF);
420
421 regmap_update_bits(max98925->regmap, MAX98925_DAI_CLK_MODE1,
422 M98925_MDLL_MULT_MASK, mdll << M98925_MDLL_MULT_SHIFT);
423 return 0;
424}
425
426static int max98925_dai_hw_params(struct snd_pcm_substream *substream,
427 struct snd_pcm_hw_params *params,
428 struct snd_soc_dai *dai)
429{
430 struct snd_soc_codec *codec = dai->codec;
431 struct max98925_priv *max98925 = snd_soc_codec_get_drvdata(codec);
432
433 switch (params_width(params)) {
434 case 16:
435 regmap_update_bits(max98925->regmap,
436 MAX98925_FORMAT,
437 M98925_DAI_CHANSZ_MASK, M98925_DAI_CHANSZ_16);
438 max98925->ch_size = 16;
439 break;
440 case 24:
441 regmap_update_bits(max98925->regmap,
442 MAX98925_FORMAT,
443 M98925_DAI_CHANSZ_MASK, M98925_DAI_CHANSZ_24);
444 max98925->ch_size = 24;
445 break;
446 case 32:
447 regmap_update_bits(max98925->regmap,
448 MAX98925_FORMAT,
449 M98925_DAI_CHANSZ_MASK, M98925_DAI_CHANSZ_32);
450 max98925->ch_size = 32;
451 break;
452 default:
453 pr_err("%s: format unsupported %d",
454 __func__, params_format(params));
455 return -EINVAL;
456 }
457 dev_dbg(codec->dev, "%s: format supported %d",
458 __func__, params_format(params));
459 return max98925_set_clock(max98925, params);
460}
461
462static int max98925_dai_set_sysclk(struct snd_soc_dai *dai,
463 int clk_id, unsigned int freq, int dir)
464{
465 struct snd_soc_codec *codec = dai->codec;
466 struct max98925_priv *max98925 = snd_soc_codec_get_drvdata(codec);
467
468 switch (clk_id) {
469 case 0:
470
471 regmap_update_bits(max98925->regmap,
472 MAX98925_DAI_CLK_MODE1,
473 M98925_DAI_CLK_SOURCE_MASK, 0);
474 break;
475 case 1:
476
477 regmap_update_bits(max98925->regmap,
478 MAX98925_DAI_CLK_MODE1,
479 M98925_DAI_CLK_SOURCE_MASK,
480 M98925_DAI_CLK_SOURCE_MASK);
481 break;
482 default:
483 return -EINVAL;
484 }
485 max98925->sysclk = freq;
486 return 0;
487}
488
489#define MAX98925_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \
490 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
491
492static const struct snd_soc_dai_ops max98925_dai_ops = {
493 .set_sysclk = max98925_dai_set_sysclk,
494 .set_fmt = max98925_dai_set_fmt,
495 .hw_params = max98925_dai_hw_params,
496};
497
498static struct snd_soc_dai_driver max98925_dai[] = {
499 {
500 .name = "max98925-aif1",
501 .playback = {
502 .stream_name = "HiFi Playback",
503 .channels_min = 1,
504 .channels_max = 2,
505 .rates = SNDRV_PCM_RATE_8000_48000,
506 .formats = MAX98925_FORMATS,
507 },
508 .capture = {
509 .stream_name = "HiFi Capture",
510 .channels_min = 1,
511 .channels_max = 2,
512 .rates = SNDRV_PCM_RATE_8000_48000,
513 .formats = MAX98925_FORMATS,
514 },
515 .ops = &max98925_dai_ops,
516 }
517};
518
519static int max98925_probe(struct snd_soc_codec *codec)
520{
521 struct max98925_priv *max98925 = snd_soc_codec_get_drvdata(codec);
522
523 max98925->codec = codec;
524 regmap_write(max98925->regmap, MAX98925_GLOBAL_ENABLE, 0x00);
525
526 regmap_write(max98925->regmap,
527 MAX98925_FORMAT, M98925_DAI_DLY_MASK);
528 regmap_write(max98925->regmap, MAX98925_TDM_SLOT_SELECT, 0xC8);
529 regmap_write(max98925->regmap, MAX98925_DOUT_HIZ_CFG1, 0xFF);
530 regmap_write(max98925->regmap, MAX98925_DOUT_HIZ_CFG2, 0xFF);
531 regmap_write(max98925->regmap, MAX98925_DOUT_HIZ_CFG3, 0xFF);
532 regmap_write(max98925->regmap, MAX98925_DOUT_HIZ_CFG4, 0xF0);
533 regmap_write(max98925->regmap, MAX98925_FILTERS, 0xD8);
534 regmap_write(max98925->regmap, MAX98925_ALC_CONFIGURATION, 0xF8);
535 regmap_write(max98925->regmap, MAX98925_CONFIGURATION, 0xF0);
536
537 regmap_write(max98925->regmap, MAX98925_BOOST_LIMITER, 0xF8);
538 return 0;
539}
540
541static const struct snd_soc_codec_driver soc_codec_dev_max98925 = {
542 .probe = max98925_probe,
543 .component_driver = {
544 .controls = max98925_snd_controls,
545 .num_controls = ARRAY_SIZE(max98925_snd_controls),
546 .dapm_routes = max98925_audio_map,
547 .num_dapm_routes = ARRAY_SIZE(max98925_audio_map),
548 .dapm_widgets = max98925_dapm_widgets,
549 .num_dapm_widgets = ARRAY_SIZE(max98925_dapm_widgets),
550 },
551};
552
553static const struct regmap_config max98925_regmap = {
554 .reg_bits = 8,
555 .val_bits = 8,
556 .max_register = MAX98925_REV_VERSION,
557 .reg_defaults = max98925_reg,
558 .num_reg_defaults = ARRAY_SIZE(max98925_reg),
559 .volatile_reg = max98925_volatile_register,
560 .readable_reg = max98925_readable_register,
561 .cache_type = REGCACHE_RBTREE,
562};
563
564static int max98925_i2c_probe(struct i2c_client *i2c,
565 const struct i2c_device_id *id)
566{
567 int ret, reg;
568 u32 value;
569 struct max98925_priv *max98925;
570
571 max98925 = devm_kzalloc(&i2c->dev,
572 sizeof(*max98925), GFP_KERNEL);
573 if (!max98925)
574 return -ENOMEM;
575
576 i2c_set_clientdata(i2c, max98925);
577 max98925->regmap = devm_regmap_init_i2c(i2c, &max98925_regmap);
578 if (IS_ERR(max98925->regmap)) {
579 ret = PTR_ERR(max98925->regmap);
580 dev_err(&i2c->dev,
581 "Failed to allocate regmap: %d\n", ret);
582 goto err_out;
583 }
584
585 if (!of_property_read_u32(i2c->dev.of_node, "vmon-slot-no", &value)) {
586 if (value > M98925_DAI_VMON_SLOT_1E_1F) {
587 dev_err(&i2c->dev, "vmon slot number is wrong:\n");
588 return -EINVAL;
589 }
590 max98925->v_slot = value;
591 }
592 if (!of_property_read_u32(i2c->dev.of_node, "imon-slot-no", &value)) {
593 if (value > M98925_DAI_IMON_SLOT_1E_1F) {
594 dev_err(&i2c->dev, "imon slot number is wrong:\n");
595 return -EINVAL;
596 }
597 max98925->i_slot = value;
598 }
599 ret = regmap_read(max98925->regmap,
600 MAX98925_REV_VERSION, ®);
601 if ((ret < 0) ||
602 ((reg != MAX98925_VERSION) &&
603 (reg != MAX98925_VERSION1))) {
604 dev_err(&i2c->dev,
605 "device initialization error (%d 0x%02X)\n",
606 ret, reg);
607 goto err_out;
608 }
609 dev_info(&i2c->dev, "device version 0x%02X\n", reg);
610
611 ret = snd_soc_register_codec(&i2c->dev, &soc_codec_dev_max98925,
612 max98925_dai, ARRAY_SIZE(max98925_dai));
613 if (ret < 0)
614 dev_err(&i2c->dev,
615 "Failed to register codec: %d\n", ret);
616err_out:
617 return ret;
618}
619
620static int max98925_i2c_remove(struct i2c_client *client)
621{
622 snd_soc_unregister_codec(&client->dev);
623 return 0;
624}
625
626static const struct i2c_device_id max98925_i2c_id[] = {
627 { "max98925", 0 },
628 { }
629};
630MODULE_DEVICE_TABLE(i2c, max98925_i2c_id);
631
632static const struct of_device_id max98925_of_match[] = {
633 { .compatible = "maxim,max98925", },
634 { }
635};
636MODULE_DEVICE_TABLE(of, max98925_of_match);
637
638static struct i2c_driver max98925_i2c_driver = {
639 .driver = {
640 .name = "max98925",
641 .of_match_table = of_match_ptr(max98925_of_match),
642 .pm = NULL,
643 },
644 .probe = max98925_i2c_probe,
645 .remove = max98925_i2c_remove,
646 .id_table = max98925_i2c_id,
647};
648
649module_i2c_driver(max98925_i2c_driver)
650
651MODULE_DESCRIPTION("ALSA SoC MAX98925 driver");
652MODULE_AUTHOR("Ralph Birt <rdbirt@gmail.com>, Anish kumar <anish.kumar@maximintegrated.com>");
653MODULE_LICENSE("GPL");
654
