1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include <linux/module.h>
25#include <linux/kernel.h>
26#include <linux/sched.h>
27#include <linux/list.h>
28#include <linux/delay.h>
29#include <linux/clk.h>
30#include <linux/err.h>
31#include <linux/io.h>
32#include <linux/gpio.h>
33#include <linux/platform_device.h>
34#include <linux/dma-mapping.h>
35#include <linux/usb/usb_phy_generic.h>
36
37#include <mach/cputype.h>
38#include <mach/hardware.h>
39
40#include <asm/mach-types.h>
41
42#include "musb_core.h"
43
44#ifdef CONFIG_MACH_DAVINCI_EVM
45#define GPIO_nVBUS_DRV 160
46#endif
47
48#include "davinci.h"
49#include "cppi_dma.h"
50
51
52#define USB_PHY_CTRL IO_ADDRESS(USBPHY_CTL_PADDR)
53#define DM355_DEEPSLEEP IO_ADDRESS(DM355_DEEPSLEEP_PADDR)
54
55struct davinci_glue {
56 struct device *dev;
57 struct platform_device *musb;
58 struct clk *clk;
59};
60
61
62
63
64
65
66
67static inline void phy_on(void)
68{
69 u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
70
71
72 phy_ctrl &= ~(USBPHY_OSCPDWN | USBPHY_OTGPDWN | USBPHY_PHYPDWN);
73 phy_ctrl |= USBPHY_SESNDEN | USBPHY_VBDTCTEN | USBPHY_PHYPLLON;
74 __raw_writel(phy_ctrl, USB_PHY_CTRL);
75
76
77 while ((__raw_readl(USB_PHY_CTRL) & USBPHY_PHYCLKGD) == 0)
78 cpu_relax();
79}
80
81static inline void phy_off(void)
82{
83 u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
84
85
86 phy_ctrl &= ~(USBPHY_SESNDEN | USBPHY_VBDTCTEN | USBPHY_PHYPLLON);
87 phy_ctrl |= USBPHY_OSCPDWN | USBPHY_OTGPDWN | USBPHY_PHYPDWN;
88 __raw_writel(phy_ctrl, USB_PHY_CTRL);
89}
90
91static int dma_off = 1;
92
93static void davinci_musb_enable(struct musb *musb)
94{
95 u32 tmp, old, val;
96
97
98 tmp = (musb->epmask & DAVINCI_USB_TX_ENDPTS_MASK)
99 << DAVINCI_USB_TXINT_SHIFT;
100 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
101 old = tmp;
102 tmp = (musb->epmask & (0xfffe & DAVINCI_USB_RX_ENDPTS_MASK))
103 << DAVINCI_USB_RXINT_SHIFT;
104 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
105 tmp |= old;
106
107 val = ~MUSB_INTR_SOF;
108 tmp |= ((val & 0x01ff) << DAVINCI_USB_USBINT_SHIFT);
109 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_SET_REG, tmp);
110
111 if (is_dma_capable() && !dma_off)
112 printk(KERN_WARNING "%s %s: dma not reactivated\n",
113 __FILE__, __func__);
114 else
115 dma_off = 0;
116
117
118 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
119 DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT);
120}
121
122
123
124
125static void davinci_musb_disable(struct musb *musb)
126{
127
128
129
130
131
132 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_MASK_CLR_REG,
133 DAVINCI_USB_USBINT_MASK
134 | DAVINCI_USB_TXINT_MASK
135 | DAVINCI_USB_RXINT_MASK);
136 musb_writel(musb->ctrl_base, DAVINCI_USB_EOI_REG, 0);
137
138 if (is_dma_capable() && !dma_off)
139 WARNING("dma still active\n");
140}
141
142
143#define portstate(stmt) stmt
144
145
146
147
148
149
150
151
152
153
154#ifdef CONFIG_MACH_DAVINCI_EVM
155
156static int vbus_state = -1;
157
158
159
160
161
162static void evm_deferred_drvvbus(struct work_struct *ignored)
163{
164 gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
165 vbus_state = !vbus_state;
166}
167
168#endif
169
170static void davinci_musb_source_power(struct musb *musb, int is_on, int immediate)
171{
172#ifdef CONFIG_MACH_DAVINCI_EVM
173 if (is_on)
174 is_on = 1;
175
176 if (vbus_state == is_on)
177 return;
178 vbus_state = !is_on;
179
180 if (machine_is_davinci_evm()) {
181 static DECLARE_WORK(evm_vbus_work, evm_deferred_drvvbus);
182
183 if (immediate)
184 gpio_set_value_cansleep(GPIO_nVBUS_DRV, vbus_state);
185 else
186 schedule_work(&evm_vbus_work);
187 }
188 if (immediate)
189 vbus_state = is_on;
190#endif
191}
192
193static void davinci_musb_set_vbus(struct musb *musb, int is_on)
194{
195 WARN_ON(is_on && is_peripheral_active(musb));
196 davinci_musb_source_power(musb, is_on, 0);
197}
198
199
200#define POLL_SECONDS 2
201
202static struct timer_list otg_workaround;
203
204static void otg_timer(unsigned long _musb)
205{
206 struct musb *musb = (void *)_musb;
207 void __iomem *mregs = musb->mregs;
208 u8 devctl;
209 unsigned long flags;
210
211
212
213
214 devctl = musb_readb(mregs, MUSB_DEVCTL);
215 dev_dbg(musb->controller, "poll devctl %02x (%s)\n", devctl,
216 usb_otg_state_string(musb->xceiv->otg->state));
217
218 spin_lock_irqsave(&musb->lock, flags);
219 switch (musb->xceiv->otg->state) {
220 case OTG_STATE_A_WAIT_VFALL:
221
222
223
224
225
226 if (devctl & MUSB_DEVCTL_VBUS) {
227 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
228 break;
229 }
230 musb->xceiv->otg->state = OTG_STATE_A_WAIT_VRISE;
231 musb_writel(musb->ctrl_base, DAVINCI_USB_INT_SET_REG,
232 MUSB_INTR_VBUSERROR << DAVINCI_USB_USBINT_SHIFT);
233 break;
234 case OTG_STATE_B_IDLE:
235
236
237
238
239
240
241
242
243
244
245
246
247 musb_writeb(mregs, MUSB_DEVCTL,
248 devctl | MUSB_DEVCTL_SESSION);
249 devctl = musb_readb(mregs, MUSB_DEVCTL);
250 if (devctl & MUSB_DEVCTL_BDEVICE)
251 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
252 else
253 musb->xceiv->otg->state = OTG_STATE_A_IDLE;
254 break;
255 default:
256 break;
257 }
258 spin_unlock_irqrestore(&musb->lock, flags);
259}
260
261static irqreturn_t davinci_musb_interrupt(int irq, void *__hci)
262{
263 unsigned long flags;
264 irqreturn_t retval = IRQ_NONE;
265 struct musb *musb = __hci;
266 struct usb_otg *otg = musb->xceiv->otg;
267 void __iomem *tibase = musb->ctrl_base;
268 struct cppi *cppi;
269 u32 tmp;
270
271 spin_lock_irqsave(&musb->lock, flags);
272
273
274
275
276
277
278
279
280
281
282
283
284
285 cppi = container_of(musb->dma_controller, struct cppi, controller);
286 if (is_cppi_enabled(musb) && musb->dma_controller && !cppi->irq)
287 retval = cppi_interrupt(irq, __hci);
288
289
290 tmp = musb_readl(tibase, DAVINCI_USB_INT_SRC_MASKED_REG);
291 musb_writel(tibase, DAVINCI_USB_INT_SRC_CLR_REG, tmp);
292 dev_dbg(musb->controller, "IRQ %08x\n", tmp);
293
294 musb->int_rx = (tmp & DAVINCI_USB_RXINT_MASK)
295 >> DAVINCI_USB_RXINT_SHIFT;
296 musb->int_tx = (tmp & DAVINCI_USB_TXINT_MASK)
297 >> DAVINCI_USB_TXINT_SHIFT;
298 musb->int_usb = (tmp & DAVINCI_USB_USBINT_MASK)
299 >> DAVINCI_USB_USBINT_SHIFT;
300
301
302
303
304
305
306
307
308 if (tmp & (DAVINCI_INTR_DRVVBUS << DAVINCI_USB_USBINT_SHIFT)) {
309 int drvvbus = musb_readl(tibase, DAVINCI_USB_STAT_REG);
310 void __iomem *mregs = musb->mregs;
311 u8 devctl = musb_readb(mregs, MUSB_DEVCTL);
312 int err = musb->int_usb & MUSB_INTR_VBUSERROR;
313
314 err = musb->int_usb & MUSB_INTR_VBUSERROR;
315 if (err) {
316
317
318
319
320
321
322
323
324
325
326 musb->int_usb &= ~MUSB_INTR_VBUSERROR;
327 musb->xceiv->otg->state = OTG_STATE_A_WAIT_VFALL;
328 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
329 WARNING("VBUS error workaround (delay coming)\n");
330 } else if (drvvbus) {
331 MUSB_HST_MODE(musb);
332 otg->default_a = 1;
333 musb->xceiv->otg->state = OTG_STATE_A_WAIT_VRISE;
334 portstate(musb->port1_status |= USB_PORT_STAT_POWER);
335 del_timer(&otg_workaround);
336 } else {
337 musb->is_active = 0;
338 MUSB_DEV_MODE(musb);
339 otg->default_a = 0;
340 musb->xceiv->otg->state = OTG_STATE_B_IDLE;
341 portstate(musb->port1_status &= ~USB_PORT_STAT_POWER);
342 }
343
344
345
346
347 davinci_musb_source_power(musb, drvvbus, 0);
348 dev_dbg(musb->controller, "VBUS %s (%s)%s, devctl %02x\n",
349 drvvbus ? "on" : "off",
350 usb_otg_state_string(musb->xceiv->otg->state),
351 err ? " ERROR" : "",
352 devctl);
353 retval = IRQ_HANDLED;
354 }
355
356 if (musb->int_tx || musb->int_rx || musb->int_usb)
357 retval |= musb_interrupt(musb);
358
359
360 musb_writel(tibase, DAVINCI_USB_EOI_REG, 0);
361
362
363 if (musb->xceiv->otg->state == OTG_STATE_B_IDLE)
364 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
365
366 spin_unlock_irqrestore(&musb->lock, flags);
367
368 return retval;
369}
370
371static int davinci_musb_set_mode(struct musb *musb, u8 mode)
372{
373
374 return -EIO;
375}
376
377static int davinci_musb_init(struct musb *musb)
378{
379 void __iomem *tibase = musb->ctrl_base;
380 u32 revision;
381 int ret = -ENODEV;
382
383 musb->xceiv = usb_get_phy(USB_PHY_TYPE_USB2);
384 if (IS_ERR_OR_NULL(musb->xceiv)) {
385 ret = -EPROBE_DEFER;
386 goto unregister;
387 }
388
389 musb->mregs += DAVINCI_BASE_OFFSET;
390
391
392 revision = musb_readl(tibase, DAVINCI_USB_VERSION_REG);
393 if (revision == 0)
394 goto fail;
395
396 setup_timer(&otg_workaround, otg_timer, (unsigned long) musb);
397
398 davinci_musb_source_power(musb, 0, 1);
399
400
401
402
403 if (machine_is_davinci_dm355_evm()) {
404 u32 phy_ctrl = __raw_readl(USB_PHY_CTRL);
405
406 phy_ctrl &= ~(3 << 9);
407 phy_ctrl |= USBPHY_DATAPOL;
408 __raw_writel(phy_ctrl, USB_PHY_CTRL);
409 }
410
411
412
413
414 if (cpu_is_davinci_dm355()) {
415 u32 deepsleep = __raw_readl(DM355_DEEPSLEEP);
416
417 deepsleep &= ~DRVVBUS_FORCE;
418 __raw_writel(deepsleep, DM355_DEEPSLEEP);
419 }
420
421
422 musb_writel(tibase, DAVINCI_USB_CTRL_REG, 0x1);
423
424
425 phy_on();
426
427 msleep(5);
428
429
430 pr_debug("DaVinci OTG revision %08x phy %03x control %02x\n",
431 revision, __raw_readl(USB_PHY_CTRL),
432 musb_readb(tibase, DAVINCI_USB_CTRL_REG));
433
434 musb->isr = davinci_musb_interrupt;
435 return 0;
436
437fail:
438 usb_put_phy(musb->xceiv);
439unregister:
440 usb_phy_generic_unregister();
441 return ret;
442}
443
444static int davinci_musb_exit(struct musb *musb)
445{
446 del_timer_sync(&otg_workaround);
447
448
449 if (cpu_is_davinci_dm355()) {
450 u32 deepsleep = __raw_readl(DM355_DEEPSLEEP);
451
452 deepsleep &= ~DRVVBUS_FORCE;
453 deepsleep |= DRVVBUS_OVERRIDE;
454 __raw_writel(deepsleep, DM355_DEEPSLEEP);
455 }
456
457 davinci_musb_source_power(musb, 0 , 1);
458
459
460 if (musb->xceiv->otg->default_a) {
461 int maxdelay = 30;
462 u8 devctl, warn = 0;
463
464
465
466
467 do {
468 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
469 if (!(devctl & MUSB_DEVCTL_VBUS))
470 break;
471 if ((devctl & MUSB_DEVCTL_VBUS) != warn) {
472 warn = devctl & MUSB_DEVCTL_VBUS;
473 dev_dbg(musb->controller, "VBUS %d\n",
474 warn >> MUSB_DEVCTL_VBUS_SHIFT);
475 }
476 msleep(1000);
477 maxdelay--;
478 } while (maxdelay > 0);
479
480
481 if (devctl & MUSB_DEVCTL_VBUS)
482 dev_dbg(musb->controller, "VBUS off timeout (devctl %02x)\n", devctl);
483 }
484
485 phy_off();
486
487 usb_put_phy(musb->xceiv);
488
489 return 0;
490}
491
492static const struct musb_platform_ops davinci_ops = {
493 .quirks = MUSB_DMA_CPPI,
494 .init = davinci_musb_init,
495 .exit = davinci_musb_exit,
496
497#ifdef CONFIG_USB_TI_CPPI_DMA
498 .dma_init = cppi_dma_controller_create,
499 .dma_exit = cppi_dma_controller_destroy,
500#endif
501 .enable = davinci_musb_enable,
502 .disable = davinci_musb_disable,
503
504 .set_mode = davinci_musb_set_mode,
505
506 .set_vbus = davinci_musb_set_vbus,
507};
508
509static const struct platform_device_info davinci_dev_info = {
510 .name = "musb-hdrc",
511 .id = PLATFORM_DEVID_AUTO,
512 .dma_mask = DMA_BIT_MASK(32),
513};
514
515static int davinci_probe(struct platform_device *pdev)
516{
517 struct resource musb_resources[3];
518 struct musb_hdrc_platform_data *pdata = dev_get_platdata(&pdev->dev);
519 struct platform_device *musb;
520 struct davinci_glue *glue;
521 struct platform_device_info pinfo;
522 struct clk *clk;
523
524 int ret = -ENOMEM;
525
526 glue = devm_kzalloc(&pdev->dev, sizeof(*glue), GFP_KERNEL);
527 if (!glue)
528 goto err0;
529
530 clk = devm_clk_get(&pdev->dev, "usb");
531 if (IS_ERR(clk)) {
532 dev_err(&pdev->dev, "failed to get clock\n");
533 ret = PTR_ERR(clk);
534 goto err0;
535 }
536
537 ret = clk_enable(clk);
538 if (ret) {
539 dev_err(&pdev->dev, "failed to enable clock\n");
540 goto err0;
541 }
542
543 glue->dev = &pdev->dev;
544 glue->clk = clk;
545
546 pdata->platform_ops = &davinci_ops;
547
548 usb_phy_generic_register();
549 platform_set_drvdata(pdev, glue);
550
551 memset(musb_resources, 0x00, sizeof(*musb_resources) *
552 ARRAY_SIZE(musb_resources));
553
554 musb_resources[0].name = pdev->resource[0].name;
555 musb_resources[0].start = pdev->resource[0].start;
556 musb_resources[0].end = pdev->resource[0].end;
557 musb_resources[0].flags = pdev->resource[0].flags;
558
559 musb_resources[1].name = pdev->resource[1].name;
560 musb_resources[1].start = pdev->resource[1].start;
561 musb_resources[1].end = pdev->resource[1].end;
562 musb_resources[1].flags = pdev->resource[1].flags;
563
564
565
566
567
568 musb_resources[2].name = pdev->resource[2].name;
569 musb_resources[2].start = pdev->resource[2].start;
570 musb_resources[2].end = pdev->resource[2].end;
571 musb_resources[2].flags = pdev->resource[2].flags;
572
573 pinfo = davinci_dev_info;
574 pinfo.parent = &pdev->dev;
575 pinfo.res = musb_resources;
576 pinfo.num_res = ARRAY_SIZE(musb_resources);
577 pinfo.data = pdata;
578 pinfo.size_data = sizeof(*pdata);
579
580 glue->musb = musb = platform_device_register_full(&pinfo);
581 if (IS_ERR(musb)) {
582 ret = PTR_ERR(musb);
583 dev_err(&pdev->dev, "failed to register musb device: %d\n", ret);
584 goto err1;
585 }
586
587 return 0;
588
589err1:
590 clk_disable(clk);
591
592err0:
593 return ret;
594}
595
596static int davinci_remove(struct platform_device *pdev)
597{
598 struct davinci_glue *glue = platform_get_drvdata(pdev);
599
600 platform_device_unregister(glue->musb);
601 usb_phy_generic_unregister();
602 clk_disable(glue->clk);
603
604 return 0;
605}
606
607static struct platform_driver davinci_driver = {
608 .probe = davinci_probe,
609 .remove = davinci_remove,
610 .driver = {
611 .name = "musb-davinci",
612 },
613};
614
615MODULE_DESCRIPTION("DaVinci MUSB Glue Layer");
616MODULE_AUTHOR("Felipe Balbi <balbi@ti.com>");
617MODULE_LICENSE("GPL v2");
618module_platform_driver(davinci_driver);
619