1
2
3
4
5
6
7
8
9
10#ifndef _VAS_H
11#define _VAS_H
12#include <linux/atomic.h>
13#include <linux/idr.h>
14#include <asm/vas.h>
15#include <linux/io.h>
16#include <linux/dcache.h>
17#include <linux/mutex.h>
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96#define VAS_WINDOWS_PER_CHIP (64 << 10)
97
98
99
100
101#define VAS_HVWC_SIZE 512
102#define VAS_UWC_SIZE PAGE_SIZE
103
104
105
106
107
108
109
110
111#define VAS_RX_WCREDS_MAX ((64 << 10) - 1)
112#define VAS_TX_WCREDS_MAX ((4 << 10) - 1)
113#define VAS_WCREDS_DEFAULT (1 << 10)
114
115
116
117
118
119#define VAS_LPID_OFFSET 0x010
120#define VAS_LPID PPC_BITMASK(0, 11)
121
122#define VAS_PID_OFFSET 0x018
123#define VAS_PID_ID PPC_BITMASK(0, 19)
124
125#define VAS_XLATE_MSR_OFFSET 0x020
126#define VAS_XLATE_MSR_DR PPC_BIT(0)
127#define VAS_XLATE_MSR_TA PPC_BIT(1)
128#define VAS_XLATE_MSR_PR PPC_BIT(2)
129#define VAS_XLATE_MSR_US PPC_BIT(3)
130#define VAS_XLATE_MSR_HV PPC_BIT(4)
131#define VAS_XLATE_MSR_SF PPC_BIT(5)
132
133#define VAS_XLATE_LPCR_OFFSET 0x028
134#define VAS_XLATE_LPCR_PAGE_SIZE PPC_BITMASK(0, 2)
135#define VAS_XLATE_LPCR_ISL PPC_BIT(3)
136#define VAS_XLATE_LPCR_TC PPC_BIT(4)
137#define VAS_XLATE_LPCR_SC PPC_BIT(5)
138
139#define VAS_XLATE_CTL_OFFSET 0x030
140#define VAS_XLATE_MODE PPC_BITMASK(0, 1)
141
142#define VAS_AMR_OFFSET 0x040
143#define VAS_AMR PPC_BITMASK(0, 63)
144
145#define VAS_SEIDR_OFFSET 0x048
146#define VAS_SEIDR PPC_BITMASK(0, 63)
147
148#define VAS_FAULT_TX_WIN_OFFSET 0x050
149#define VAS_FAULT_TX_WIN PPC_BITMASK(48, 63)
150
151#define VAS_OSU_INTR_SRC_RA_OFFSET 0x060
152#define VAS_OSU_INTR_SRC_RA PPC_BITMASK(8, 63)
153
154#define VAS_HV_INTR_SRC_RA_OFFSET 0x070
155#define VAS_HV_INTR_SRC_RA PPC_BITMASK(8, 63)
156
157#define VAS_PSWID_OFFSET 0x078
158#define VAS_PSWID_EA_HANDLE PPC_BITMASK(0, 31)
159
160#define VAS_SPARE1_OFFSET 0x080
161#define VAS_SPARE2_OFFSET 0x088
162#define VAS_SPARE3_OFFSET 0x090
163#define VAS_SPARE4_OFFSET 0x130
164#define VAS_SPARE5_OFFSET 0x160
165#define VAS_SPARE6_OFFSET 0x188
166
167#define VAS_LFIFO_BAR_OFFSET 0x0A0
168#define VAS_LFIFO_BAR PPC_BITMASK(8, 53)
169#define VAS_PAGE_MIGRATION_SELECT PPC_BITMASK(54, 56)
170
171#define VAS_LDATA_STAMP_CTL_OFFSET 0x0A8
172#define VAS_LDATA_STAMP PPC_BITMASK(0, 1)
173#define VAS_XTRA_WRITE PPC_BIT(2)
174
175#define VAS_LDMA_CACHE_CTL_OFFSET 0x0B0
176#define VAS_LDMA_TYPE PPC_BITMASK(0, 1)
177#define VAS_LDMA_FIFO_DISABLE PPC_BIT(2)
178
179#define VAS_LRFIFO_PUSH_OFFSET 0x0B8
180#define VAS_LRFIFO_PUSH PPC_BITMASK(0, 15)
181
182#define VAS_CURR_MSG_COUNT_OFFSET 0x0C0
183#define VAS_CURR_MSG_COUNT PPC_BITMASK(0, 7)
184
185#define VAS_LNOTIFY_AFTER_COUNT_OFFSET 0x0C8
186#define VAS_LNOTIFY_AFTER_COUNT PPC_BITMASK(0, 7)
187
188#define VAS_LRX_WCRED_OFFSET 0x0E0
189#define VAS_LRX_WCRED PPC_BITMASK(0, 15)
190
191#define VAS_LRX_WCRED_ADDER_OFFSET 0x190
192#define VAS_LRX_WCRED_ADDER PPC_BITMASK(0, 15)
193
194#define VAS_TX_WCRED_OFFSET 0x0F0
195#define VAS_TX_WCRED PPC_BITMASK(4, 15)
196
197#define VAS_TX_WCRED_ADDER_OFFSET 0x1A0
198#define VAS_TX_WCRED_ADDER PPC_BITMASK(4, 15)
199
200#define VAS_LFIFO_SIZE_OFFSET 0x100
201#define VAS_LFIFO_SIZE PPC_BITMASK(0, 3)
202
203#define VAS_WINCTL_OFFSET 0x108
204#define VAS_WINCTL_OPEN PPC_BIT(0)
205#define VAS_WINCTL_REJ_NO_CREDIT PPC_BIT(1)
206#define VAS_WINCTL_PIN PPC_BIT(2)
207#define VAS_WINCTL_TX_WCRED_MODE PPC_BIT(3)
208#define VAS_WINCTL_RX_WCRED_MODE PPC_BIT(4)
209#define VAS_WINCTL_TX_WORD_MODE PPC_BIT(5)
210#define VAS_WINCTL_RX_WORD_MODE PPC_BIT(6)
211#define VAS_WINCTL_RSVD_TXBUF PPC_BIT(7)
212#define VAS_WINCTL_THRESH_CTL PPC_BITMASK(8, 9)
213#define VAS_WINCTL_FAULT_WIN PPC_BIT(10)
214#define VAS_WINCTL_NX_WIN PPC_BIT(11)
215
216#define VAS_WIN_STATUS_OFFSET 0x110
217#define VAS_WIN_BUSY PPC_BIT(1)
218
219#define VAS_WIN_CTX_CACHING_CTL_OFFSET 0x118
220#define VAS_CASTOUT_REQ PPC_BIT(0)
221#define VAS_PUSH_TO_MEM PPC_BIT(1)
222#define VAS_WIN_CACHE_STATUS PPC_BIT(4)
223
224#define VAS_TX_RSVD_BUF_COUNT_OFFSET 0x120
225#define VAS_RXVD_BUF_COUNT PPC_BITMASK(58, 63)
226
227#define VAS_LRFIFO_WIN_PTR_OFFSET 0x128
228#define VAS_LRX_WIN_ID PPC_BITMASK(0, 15)
229
230
231
232
233
234#define VAS_LNOTIFY_CTL_OFFSET 0x138
235#define VAS_NOTIFY_DISABLE PPC_BIT(0)
236#define VAS_INTR_DISABLE PPC_BIT(1)
237#define VAS_NOTIFY_EARLY PPC_BIT(2)
238#define VAS_NOTIFY_OSU_INTR PPC_BIT(3)
239
240#define VAS_LNOTIFY_PID_OFFSET 0x140
241#define VAS_LNOTIFY_PID PPC_BITMASK(0, 19)
242
243#define VAS_LNOTIFY_LPID_OFFSET 0x148
244#define VAS_LNOTIFY_LPID PPC_BITMASK(0, 11)
245
246#define VAS_LNOTIFY_TID_OFFSET 0x150
247#define VAS_LNOTIFY_TID PPC_BITMASK(0, 15)
248
249#define VAS_LNOTIFY_SCOPE_OFFSET 0x158
250#define VAS_LNOTIFY_MIN_SCOPE PPC_BITMASK(0, 1)
251#define VAS_LNOTIFY_MAX_SCOPE PPC_BITMASK(2, 3)
252
253#define VAS_NX_UTIL_OFFSET 0x1B0
254#define VAS_NX_UTIL PPC_BITMASK(0, 63)
255
256
257#define VAS_NX_UTIL_SE_OFFSET 0x1B8
258#define VAS_NX_UTIL_SE PPC_BITMASK(0, 63)
259
260#define VAS_NX_UTIL_ADDER_OFFSET 0x180
261#define VAS_NX_UTIL_ADDER PPC_BITMASK(32, 63)
262
263
264
265
266
267
268
269
270#define VREG_SFX(n, s) __stringify(n), VAS_##n##s
271#define VREG(r) VREG_SFX(r, _OFFSET)
272
273
274
275
276enum vas_notify_scope {
277 VAS_SCOPE_LOCAL,
278 VAS_SCOPE_GROUP,
279 VAS_SCOPE_VECTORED_GROUP,
280 VAS_SCOPE_UNUSED,
281};
282
283
284
285
286enum vas_dma_type {
287 VAS_DMA_TYPE_INJECT,
288 VAS_DMA_TYPE_WRITE,
289};
290
291
292
293
294
295enum vas_notify_after_count {
296 VAS_NOTIFY_AFTER_256 = 0,
297 VAS_NOTIFY_NONE,
298 VAS_NOTIFY_AFTER_2
299};
300
301
302
303
304
305
306
307
308struct vas_instance {
309 int vas_id;
310 struct ida ida;
311 struct list_head node;
312 struct platform_device *pdev;
313
314 u64 hvwc_bar_start;
315 u64 uwc_bar_start;
316 u64 paste_base_addr;
317 u64 paste_win_id_shift;
318
319 struct mutex mutex;
320 struct vas_window *rxwin[VAS_COP_TYPE_MAX];
321 struct vas_window *windows[VAS_WINDOWS_PER_CHIP];
322
323 char *dbgname;
324 struct dentry *dbgdir;
325};
326
327
328
329
330struct vas_window {
331
332 struct vas_instance *vinst;
333 int winid;
334 bool tx_win;
335 bool nx_win;
336 bool user_win;
337 void *hvwc_map;
338 void *uwc_map;
339 pid_t pid;
340 int wcreds_max;
341
342 char *dbgname;
343 struct dentry *dbgdir;
344
345
346 void *paste_kaddr;
347 char *paste_addr_name;
348 struct vas_window *rxwin;
349
350
351 enum vas_cop_type cop;
352 atomic_t num_txwins;
353};
354
355
356
357
358
359
360
361
362
363struct vas_winctx {
364 void *rx_fifo;
365 int rx_fifo_size;
366 int wcreds_max;
367 int rsvd_txbuf_count;
368
369 bool user_win;
370 bool nx_win;
371 bool fault_win;
372 bool rsvd_txbuf_enable;
373 bool pin_win;
374 bool rej_no_credit;
375 bool tx_wcred_mode;
376 bool rx_wcred_mode;
377 bool tx_word_mode;
378 bool rx_word_mode;
379 bool data_stamp;
380 bool xtra_write;
381 bool notify_disable;
382 bool intr_disable;
383 bool fifo_disable;
384 bool notify_early;
385 bool notify_os_intr_reg;
386
387 int lpid;
388 int pidr;
389 int lnotify_lpid;
390 int lnotify_pid;
391 int lnotify_tid;
392 u32 pswid;
393 int rx_win_id;
394 int fault_win_id;
395 int tc_mode;
396
397 u64 irq_port;
398
399 enum vas_dma_type dma_type;
400 enum vas_notify_scope min_scope;
401 enum vas_notify_scope max_scope;
402 enum vas_notify_after_count notify_after_count;
403};
404
405extern struct mutex vas_mutex;
406
407extern struct vas_instance *find_vas_instance(int vasid);
408extern void vas_init_dbgdir(void);
409extern void vas_instance_init_dbgdir(struct vas_instance *vinst);
410extern void vas_window_init_dbgdir(struct vas_window *win);
411extern void vas_window_free_dbgdir(struct vas_window *win);
412
413static inline void vas_log_write(struct vas_window *win, char *name,
414 void *regptr, u64 val)
415{
416 if (val)
417 pr_debug("%swin #%d: %s reg %p, val 0x%016llx\n",
418 win->tx_win ? "Tx" : "Rx", win->winid, name,
419 regptr, val);
420}
421
422static inline void write_uwc_reg(struct vas_window *win, char *name,
423 s32 reg, u64 val)
424{
425 void *regptr;
426
427 regptr = win->uwc_map + reg;
428 vas_log_write(win, name, regptr, val);
429
430 out_be64(regptr, val);
431}
432
433static inline void write_hvwc_reg(struct vas_window *win, char *name,
434 s32 reg, u64 val)
435{
436 void *regptr;
437
438 regptr = win->hvwc_map + reg;
439 vas_log_write(win, name, regptr, val);
440
441 out_be64(regptr, val);
442}
443
444static inline u64 read_hvwc_reg(struct vas_window *win,
445 char *name __maybe_unused, s32 reg)
446{
447 return in_be64(win->hvwc_map+reg);
448}
449
450
451
452
453
454
455
456
457
458
459
460static inline u32 encode_pswid(int vasid, int winid)
461{
462 u32 pswid = 0;
463
464 pswid |= vasid << (31 - 7);
465 pswid |= winid;
466
467 return pswid;
468}
469
470static inline void decode_pswid(u32 pswid, int *vasid, int *winid)
471{
472 if (vasid)
473 *vasid = pswid >> (31 - 7) & 0xFF;
474
475 if (winid)
476 *winid = pswid & 0xFFFF;
477}
478#endif
479