1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31#undef DEBUG
32
33#include <linux/export.h>
34#include <linux/threads.h>
35#include <linux/kernel_stat.h>
36#include <linux/signal.h>
37#include <linux/sched.h>
38#include <linux/ptrace.h>
39#include <linux/ioport.h>
40#include <linux/interrupt.h>
41#include <linux/timex.h>
42#include <linux/init.h>
43#include <linux/slab.h>
44#include <linux/delay.h>
45#include <linux/irq.h>
46#include <linux/seq_file.h>
47#include <linux/cpumask.h>
48#include <linux/profile.h>
49#include <linux/bitops.h>
50#include <linux/list.h>
51#include <linux/radix-tree.h>
52#include <linux/mutex.h>
53#include <linux/pci.h>
54#include <linux/debugfs.h>
55#include <linux/of.h>
56#include <linux/of_irq.h>
57
58#include <linux/uaccess.h>
59#include <asm/io.h>
60#include <asm/pgtable.h>
61#include <asm/irq.h>
62#include <asm/cache.h>
63#include <asm/prom.h>
64#include <asm/ptrace.h>
65#include <asm/machdep.h>
66#include <asm/udbg.h>
67#include <asm/smp.h>
68#include <asm/livepatch.h>
69#include <asm/asm-prototypes.h>
70#include <asm/hw_irq.h>
71
72#ifdef CONFIG_PPC64
73#include <asm/paca.h>
74#include <asm/firmware.h>
75#include <asm/lv1call.h>
76#endif
77#define CREATE_TRACE_POINTS
78#include <asm/trace.h>
79#include <asm/cpu_has_feature.h>
80
81DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
82EXPORT_PER_CPU_SYMBOL(irq_stat);
83
84int __irq_offset_value;
85
86#ifdef CONFIG_PPC32
87EXPORT_SYMBOL(__irq_offset_value);
88atomic_t ppc_n_lost_interrupts;
89
90#ifdef CONFIG_TAU_INT
91extern int tau_initialized;
92extern int tau_interrupts(int);
93#endif
94#endif
95
96#ifdef CONFIG_PPC64
97
98int distribute_irqs = 1;
99
100static inline notrace unsigned long get_irq_happened(void)
101{
102 unsigned long happened;
103
104 __asm__ __volatile__("lbz %0,%1(13)"
105 : "=r" (happened) : "i" (offsetof(struct paca_struct, irq_happened)));
106
107 return happened;
108}
109
110static inline notrace int decrementer_check_overflow(void)
111{
112 u64 now = get_tb_or_rtc();
113 u64 *next_tb = this_cpu_ptr(&decrementers_next_tb);
114
115 return now >= *next_tb;
116}
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132notrace unsigned int __check_irq_replay(void)
133{
134
135
136
137
138
139 unsigned char happened = local_paca->irq_happened;
140
141
142
143
144
145 trace_hardirqs_on();
146 trace_hardirqs_off();
147
148 if (happened & PACA_IRQ_HARD_DIS) {
149
150 local_paca->irq_happened &= ~PACA_IRQ_HARD_DIS;
151
152
153
154
155
156
157 if (!(happened & PACA_IRQ_DEC)) {
158 if (decrementer_check_overflow()) {
159 local_paca->irq_happened |= PACA_IRQ_DEC;
160 happened |= PACA_IRQ_DEC;
161 }
162 }
163 }
164
165
166
167
168
169 if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
170 u64 tmp, tmp2;
171 lv1_get_version_info(&tmp, &tmp2);
172 }
173
174
175
176
177
178
179 if (happened & PACA_IRQ_HMI) {
180 local_paca->irq_happened &= ~PACA_IRQ_HMI;
181 return 0xe60;
182 }
183
184 if (happened & PACA_IRQ_DEC) {
185 local_paca->irq_happened &= ~PACA_IRQ_DEC;
186 return 0x900;
187 }
188
189 if (happened & PACA_IRQ_PMI) {
190 local_paca->irq_happened &= ~PACA_IRQ_PMI;
191 return 0xf00;
192 }
193
194 if (happened & PACA_IRQ_EE) {
195 local_paca->irq_happened &= ~PACA_IRQ_EE;
196 return 0x500;
197 }
198
199#ifdef CONFIG_PPC_BOOK3E
200
201
202
203
204
205 if (happened & PACA_IRQ_EE_EDGE) {
206 local_paca->irq_happened &= ~PACA_IRQ_EE_EDGE;
207 return 0x500;
208 }
209
210 if (happened & PACA_IRQ_DBELL) {
211 local_paca->irq_happened &= ~PACA_IRQ_DBELL;
212 return 0x280;
213 }
214#else
215 if (happened & PACA_IRQ_DBELL) {
216 local_paca->irq_happened &= ~PACA_IRQ_DBELL;
217 return 0xa00;
218 }
219#endif
220
221
222 BUG_ON(local_paca->irq_happened != 0);
223
224 return 0;
225}
226
227notrace void arch_local_irq_restore(unsigned long mask)
228{
229 unsigned char irq_happened;
230 unsigned int replay;
231
232
233 irq_soft_mask_set(mask);
234 if (mask)
235 return;
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250 irq_happened = get_irq_happened();
251 if (!irq_happened)
252 return;
253
254
255
256
257
258
259
260
261
262
263
264
265 if (unlikely(irq_happened != PACA_IRQ_HARD_DIS))
266 __hard_irq_disable();
267#ifdef CONFIG_PPC_IRQ_SOFT_MASK_DEBUG
268 else {
269
270
271
272
273
274
275 if (WARN_ON(mfmsr() & MSR_EE))
276 __hard_irq_disable();
277 }
278#endif
279
280 irq_soft_mask_set(IRQS_ALL_DISABLED);
281 trace_hardirqs_off();
282
283
284
285
286
287
288 replay = __check_irq_replay();
289
290
291 trace_hardirqs_on();
292 irq_soft_mask_set(IRQS_ENABLED);
293
294
295
296
297
298 if (replay) {
299 __replay_interrupt(replay);
300 return;
301 }
302
303
304 __hard_irq_enable();
305}
306EXPORT_SYMBOL(arch_local_irq_restore);
307
308
309
310
311
312
313
314
315
316
317void notrace restore_interrupts(void)
318{
319 if (irqs_disabled()) {
320 local_paca->irq_happened |= PACA_IRQ_HARD_DIS;
321 local_irq_enable();
322 } else
323 __hard_irq_enable();
324}
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341bool prep_irq_for_idle(void)
342{
343
344
345
346
347 __hard_irq_disable();
348 local_paca->irq_happened |= PACA_IRQ_HARD_DIS;
349
350
351
352
353
354 if (lazy_irq_pending())
355 return false;
356
357
358 trace_hardirqs_on();
359
360
361
362
363
364
365
366 local_paca->irq_happened &= ~PACA_IRQ_HARD_DIS;
367 irq_soft_mask_set(IRQS_ENABLED);
368
369
370 return true;
371}
372
373#ifdef CONFIG_PPC_BOOK3S
374
375
376
377
378
379
380bool prep_irq_for_idle_irqsoff(void)
381{
382 WARN_ON(!irqs_disabled());
383
384
385
386
387
388 __hard_irq_disable();
389 local_paca->irq_happened |= PACA_IRQ_HARD_DIS;
390
391
392
393
394
395 if (lazy_irq_pending())
396 return false;
397
398
399 trace_hardirqs_on();
400
401 return true;
402}
403
404
405
406
407
408
409
410
411
412
413
414#define IRQ_SYSTEM_RESET 0xff
415
416static const u8 srr1_to_lazyirq[0x10] = {
417 0, 0, 0,
418 PACA_IRQ_DBELL,
419 IRQ_SYSTEM_RESET,
420 PACA_IRQ_DBELL,
421 PACA_IRQ_DEC,
422 0,
423 PACA_IRQ_EE,
424 PACA_IRQ_EE,
425 PACA_IRQ_HMI,
426 0, 0, 0, 0, 0 };
427
428void replay_system_reset(void)
429{
430 struct pt_regs regs;
431
432 ppc_save_regs(®s);
433 regs.trap = 0x100;
434 get_paca()->in_nmi = 1;
435 system_reset_exception(®s);
436 get_paca()->in_nmi = 0;
437}
438EXPORT_SYMBOL_GPL(replay_system_reset);
439
440void irq_set_pending_from_srr1(unsigned long srr1)
441{
442 unsigned int idx = (srr1 & SRR1_WAKEMASK_P8) >> 18;
443 u8 reason = srr1_to_lazyirq[idx];
444
445
446
447
448
449
450 if (unlikely(reason == IRQ_SYSTEM_RESET)) {
451 replay_system_reset();
452 return;
453 }
454
455
456
457
458
459
460
461
462
463
464 local_paca->irq_happened |= reason;
465}
466#endif
467
468
469
470
471void force_external_irq_replay(void)
472{
473
474
475
476
477 WARN_ON(!arch_irqs_disabled());
478
479
480
481
482
483
484 __hard_irq_disable();
485 local_paca->irq_happened |= PACA_IRQ_HARD_DIS;
486
487
488 local_paca->irq_happened |= PACA_IRQ_EE;
489}
490
491#endif
492
493int arch_show_interrupts(struct seq_file *p, int prec)
494{
495 int j;
496
497#if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
498 if (tau_initialized) {
499 seq_printf(p, "%*s: ", prec, "TAU");
500 for_each_online_cpu(j)
501 seq_printf(p, "%10u ", tau_interrupts(j));
502 seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
503 }
504#endif
505
506 seq_printf(p, "%*s: ", prec, "LOC");
507 for_each_online_cpu(j)
508 seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs_event);
509 seq_printf(p, " Local timer interrupts for timer event device\n");
510
511 seq_printf(p, "%*s: ", prec, "LOC");
512 for_each_online_cpu(j)
513 seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs_others);
514 seq_printf(p, " Local timer interrupts for others\n");
515
516 seq_printf(p, "%*s: ", prec, "SPU");
517 for_each_online_cpu(j)
518 seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
519 seq_printf(p, " Spurious interrupts\n");
520
521 seq_printf(p, "%*s: ", prec, "PMI");
522 for_each_online_cpu(j)
523 seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
524 seq_printf(p, " Performance monitoring interrupts\n");
525
526 seq_printf(p, "%*s: ", prec, "MCE");
527 for_each_online_cpu(j)
528 seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
529 seq_printf(p, " Machine check exceptions\n");
530
531 if (cpu_has_feature(CPU_FTR_HVMODE)) {
532 seq_printf(p, "%*s: ", prec, "HMI");
533 for_each_online_cpu(j)
534 seq_printf(p, "%10u ",
535 per_cpu(irq_stat, j).hmi_exceptions);
536 seq_printf(p, " Hypervisor Maintenance Interrupts\n");
537 }
538
539 seq_printf(p, "%*s: ", prec, "NMI");
540 for_each_online_cpu(j)
541 seq_printf(p, "%10u ", per_cpu(irq_stat, j).sreset_irqs);
542 seq_printf(p, " System Reset interrupts\n");
543
544#ifdef CONFIG_PPC_WATCHDOG
545 seq_printf(p, "%*s: ", prec, "WDG");
546 for_each_online_cpu(j)
547 seq_printf(p, "%10u ", per_cpu(irq_stat, j).soft_nmi_irqs);
548 seq_printf(p, " Watchdog soft-NMI interrupts\n");
549#endif
550
551#ifdef CONFIG_PPC_DOORBELL
552 if (cpu_has_feature(CPU_FTR_DBELL)) {
553 seq_printf(p, "%*s: ", prec, "DBL");
554 for_each_online_cpu(j)
555 seq_printf(p, "%10u ", per_cpu(irq_stat, j).doorbell_irqs);
556 seq_printf(p, " Doorbell interrupts\n");
557 }
558#endif
559
560 return 0;
561}
562
563
564
565
566u64 arch_irq_stat_cpu(unsigned int cpu)
567{
568 u64 sum = per_cpu(irq_stat, cpu).timer_irqs_event;
569
570 sum += per_cpu(irq_stat, cpu).pmu_irqs;
571 sum += per_cpu(irq_stat, cpu).mce_exceptions;
572 sum += per_cpu(irq_stat, cpu).spurious_irqs;
573 sum += per_cpu(irq_stat, cpu).timer_irqs_others;
574 sum += per_cpu(irq_stat, cpu).hmi_exceptions;
575 sum += per_cpu(irq_stat, cpu).sreset_irqs;
576#ifdef CONFIG_PPC_WATCHDOG
577 sum += per_cpu(irq_stat, cpu).soft_nmi_irqs;
578#endif
579#ifdef CONFIG_PPC_DOORBELL
580 sum += per_cpu(irq_stat, cpu).doorbell_irqs;
581#endif
582
583 return sum;
584}
585
586static inline void check_stack_overflow(void)
587{
588#ifdef CONFIG_DEBUG_STACKOVERFLOW
589 long sp;
590
591 sp = current_stack_pointer() & (THREAD_SIZE-1);
592
593
594 if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
595 pr_err("do_IRQ: stack overflow: %ld\n",
596 sp - sizeof(struct thread_info));
597 dump_stack();
598 }
599#endif
600}
601
602void __do_irq(struct pt_regs *regs)
603{
604 unsigned int irq;
605
606 irq_enter();
607
608 trace_irq_entry(regs);
609
610 check_stack_overflow();
611
612
613
614
615
616
617 irq = ppc_md.get_irq();
618
619
620 may_hard_irq_enable();
621
622
623 if (unlikely(!irq))
624 __this_cpu_inc(irq_stat.spurious_irqs);
625 else
626 generic_handle_irq(irq);
627
628 trace_irq_exit(regs);
629
630 irq_exit();
631}
632
633void do_IRQ(struct pt_regs *regs)
634{
635 struct pt_regs *old_regs = set_irq_regs(regs);
636 struct thread_info *curtp, *irqtp, *sirqtp;
637
638
639 curtp = current_thread_info();
640 irqtp = hardirq_ctx[raw_smp_processor_id()];
641 sirqtp = softirq_ctx[raw_smp_processor_id()];
642
643
644 if (unlikely(curtp == irqtp || curtp == sirqtp)) {
645 __do_irq(regs);
646 set_irq_regs(old_regs);
647 return;
648 }
649
650
651 irqtp->task = curtp->task;
652 irqtp->flags = 0;
653
654
655 irqtp->preempt_count = curtp->preempt_count;
656
657
658 call_do_irq(regs, irqtp);
659
660
661 irqtp->task = NULL;
662
663
664 if (irqtp->flags)
665 set_bits(irqtp->flags, &curtp->flags);
666
667 set_irq_regs(old_regs);
668}
669
670void __init init_IRQ(void)
671{
672 if (ppc_md.init_IRQ)
673 ppc_md.init_IRQ();
674
675 exc_lvl_ctx_init();
676
677 irq_ctx_init();
678}
679
680#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
681struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
682struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
683struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
684
685void exc_lvl_ctx_init(void)
686{
687 struct thread_info *tp;
688 int i, cpu_nr;
689
690 for_each_possible_cpu(i) {
691#ifdef CONFIG_PPC64
692 cpu_nr = i;
693#else
694#ifdef CONFIG_SMP
695 cpu_nr = get_hard_smp_processor_id(i);
696#else
697 cpu_nr = 0;
698#endif
699#endif
700
701 memset((void *)critirq_ctx[cpu_nr], 0, THREAD_SIZE);
702 tp = critirq_ctx[cpu_nr];
703 tp->cpu = cpu_nr;
704 tp->preempt_count = 0;
705
706#ifdef CONFIG_BOOKE
707 memset((void *)dbgirq_ctx[cpu_nr], 0, THREAD_SIZE);
708 tp = dbgirq_ctx[cpu_nr];
709 tp->cpu = cpu_nr;
710 tp->preempt_count = 0;
711
712 memset((void *)mcheckirq_ctx[cpu_nr], 0, THREAD_SIZE);
713 tp = mcheckirq_ctx[cpu_nr];
714 tp->cpu = cpu_nr;
715 tp->preempt_count = HARDIRQ_OFFSET;
716#endif
717 }
718}
719#endif
720
721struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
722struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
723
724void irq_ctx_init(void)
725{
726 struct thread_info *tp;
727 int i;
728
729 for_each_possible_cpu(i) {
730 memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
731 tp = softirq_ctx[i];
732 tp->cpu = i;
733 klp_init_thread_info(tp);
734
735 memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
736 tp = hardirq_ctx[i];
737 tp->cpu = i;
738 klp_init_thread_info(tp);
739 }
740}
741
742void do_softirq_own_stack(void)
743{
744 struct thread_info *curtp, *irqtp;
745
746 curtp = current_thread_info();
747 irqtp = softirq_ctx[smp_processor_id()];
748 irqtp->task = curtp->task;
749 irqtp->flags = 0;
750 call_do_softirq(irqtp);
751 irqtp->task = NULL;
752
753
754
755
756 if (irqtp->flags)
757 set_bits(irqtp->flags, &curtp->flags);
758}
759
760irq_hw_number_t virq_to_hw(unsigned int virq)
761{
762 struct irq_data *irq_data = irq_get_irq_data(virq);
763 return WARN_ON(!irq_data) ? 0 : irq_data->hwirq;
764}
765EXPORT_SYMBOL_GPL(virq_to_hw);
766
767#ifdef CONFIG_SMP
768int irq_choose_cpu(const struct cpumask *mask)
769{
770 int cpuid;
771
772 if (cpumask_equal(mask, cpu_online_mask)) {
773 static int irq_rover;
774 static DEFINE_RAW_SPINLOCK(irq_rover_lock);
775 unsigned long flags;
776
777
778do_round_robin:
779 raw_spin_lock_irqsave(&irq_rover_lock, flags);
780
781 irq_rover = cpumask_next(irq_rover, cpu_online_mask);
782 if (irq_rover >= nr_cpu_ids)
783 irq_rover = cpumask_first(cpu_online_mask);
784
785 cpuid = irq_rover;
786
787 raw_spin_unlock_irqrestore(&irq_rover_lock, flags);
788 } else {
789 cpuid = cpumask_first_and(mask, cpu_online_mask);
790 if (cpuid >= nr_cpu_ids)
791 goto do_round_robin;
792 }
793
794 return get_hard_smp_processor_id(cpuid);
795}
796#else
797int irq_choose_cpu(const struct cpumask *mask)
798{
799 return hard_smp_processor_id();
800}
801#endif
802
803int arch_early_irq_init(void)
804{
805 return 0;
806}
807
808#ifdef CONFIG_PPC64
809static int __init setup_noirqdistrib(char *str)
810{
811 distribute_irqs = 0;
812 return 1;
813}
814
815__setup("noirqdistrib", setup_noirqdistrib);
816#endif
817