1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#ifndef __RTL92COMMON_DM_H__
27#define __RTL92COMMON_DM_H__
28
29#include "../wifi.h"
30#include "../rtl8192ce/def.h"
31#include "../rtl8192ce/reg.h"
32#include "fw_common.h"
33
34#define HAL_DM_DIG_DISABLE BIT(0)
35#define HAL_DM_HIPWR_DISABLE BIT(1)
36
37#define OFDM_TABLE_LENGTH 37
38#define CCK_TABLE_LENGTH 33
39
40#define OFDM_TABLE_SIZE 37
41#define CCK_TABLE_SIZE 33
42
43#define BW_AUTO_SWITCH_HIGH_LOW 25
44#define BW_AUTO_SWITCH_LOW_HIGH 30
45
46#define DM_DIG_FA_UPPER 0x32
47#define DM_DIG_FA_LOWER 0x20
48#define DM_DIG_FA_TH0 0x20
49#define DM_DIG_FA_TH1 0x100
50#define DM_DIG_FA_TH2 0x200
51
52#define RXPATHSELECTION_SS_TH_lOW 30
53#define RXPATHSELECTION_DIFF_TH 18
54
55#define DM_RATR_STA_INIT 0
56#define DM_RATR_STA_HIGH 1
57#define DM_RATR_STA_MIDDLE 2
58#define DM_RATR_STA_LOW 3
59
60#define CTS2SELF_THVAL 30
61#define REGC38_TH 20
62
63#define WAIOTTHVal 25
64
65#define TXHIGHPWRLEVEL_NORMAL 0
66#define TXHIGHPWRLEVEL_LEVEL1 1
67#define TXHIGHPWRLEVEL_LEVEL2 2
68#define TXHIGHPWRLEVEL_BT1 3
69#define TXHIGHPWRLEVEL_BT2 4
70
71#define DM_TYPE_BYFW 0
72#define DM_TYPE_BYDRIVER 1
73
74#define TX_POWER_NEAR_FIELD_THRESH_LVL2 74
75#define TX_POWER_NEAR_FIELD_THRESH_LVL1 67
76
77#define DYNAMIC_FUNC_DISABLE 0x0
78#define DYNAMIC_FUNC_DIG BIT(0)
79#define DYNAMIC_FUNC_HP BIT(1)
80#define DYNAMIC_FUNC_SS BIT(2)
81#define DYNAMIC_FUNC_BT BIT(3)
82#define DYNAMIC_FUNC_ANT_DIV BIT(4)
83
84#define RSSI_CCK 0
85#define RSSI_OFDM 1
86#define RSSI_DEFAULT 2
87
88struct swat_t {
89 u8 failure_cnt;
90 u8 try_flag;
91 u8 stop_trying;
92 long pre_rssi;
93 long trying_threshold;
94 u8 cur_antenna;
95 u8 pre_antenna;
96};
97
98enum tag_dynamic_init_gain_operation_type_definition {
99 DIG_TYPE_THRESH_HIGH = 0,
100 DIG_TYPE_THRESH_LOW = 1,
101 DIG_TYPE_BACKOFF = 2,
102 DIG_TYPE_RX_GAIN_MIN = 3,
103 DIG_TYPE_RX_GAIN_MAX = 4,
104 DIG_TYPE_ENABLE = 5,
105 DIG_TYPE_DISABLE = 6,
106 DIG_OP_TYPE_MAX
107};
108
109enum dm_1r_cca_e {
110 CCA_1R = 0,
111 CCA_2R = 1,
112 CCA_MAX = 2,
113};
114
115enum dm_rf_e {
116 RF_SAVE = 0,
117 RF_NORMAL = 1,
118 RF_MAX = 2,
119};
120
121enum dm_sw_ant_switch_e {
122 ANS_ANTENNA_B = 1,
123 ANS_ANTENNA_A = 2,
124 ANS_ANTENNA_MAX = 3,
125};
126
127void rtl92c_dm_init(struct ieee80211_hw *hw);
128void rtl92c_dm_watchdog(struct ieee80211_hw *hw);
129void rtl92c_dm_write_dig(struct ieee80211_hw *hw);
130void rtl92c_dm_init_edca_turbo(struct ieee80211_hw *hw);
131void rtl92c_dm_check_txpower_tracking(struct ieee80211_hw *hw);
132void rtl92c_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw);
133void rtl92c_dm_rf_saving(struct ieee80211_hw *hw, u8 bforce_in_normal);
134void rtl92c_phy_ap_calibrate(struct ieee80211_hw *hw, s8 delta);
135void rtl92c_phy_lc_calibrate(struct ieee80211_hw *hw);
136void rtl92c_phy_iq_calibrate(struct ieee80211_hw *hw, bool recovery);
137void rtl92c_dm_dynamic_txpower(struct ieee80211_hw *hw);
138void rtl92c_dm_bt_coexist(struct ieee80211_hw *hw);
139void dm_savepowerindex(struct ieee80211_hw *hw);
140void dm_writepowerindex(struct ieee80211_hw *hw, u8 value);
141void dm_restorepowerindex(struct ieee80211_hw *hw);
142
143#endif
144