linux/drivers/net/wireless/realtek/rtlwifi/rtl8723be/sw.c
<<
>>
Prefs
   1/******************************************************************************
   2 *
   3 * Copyright(c) 2009-2014  Realtek Corporation.
   4 *
   5 * This program is free software; you can redistribute it and/or modify it
   6 * under the terms of version 2 of the GNU General Public License as
   7 * published by the Free Software Foundation.
   8 *
   9 * This program is distributed in the hope that it will be useful, but WITHOUT
  10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  12 * more details.
  13 *
  14 * The full GNU General Public License is included in this distribution in the
  15 * file called LICENSE.
  16 *
  17 * Contact Information:
  18 * wlanfae <wlanfae@realtek.com>
  19 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  20 * Hsinchu 300, Taiwan.
  21 *
  22 * Larry Finger <Larry.Finger@lwfinger.net>
  23 *
  24 *****************************************************************************/
  25
  26#include "../wifi.h"
  27#include "../core.h"
  28#include "../pci.h"
  29#include "reg.h"
  30#include "def.h"
  31#include "phy.h"
  32#include "../rtl8723com/phy_common.h"
  33#include "dm.h"
  34#include "../rtl8723com/dm_common.h"
  35#include "hw.h"
  36#include "fw.h"
  37#include "../rtl8723com/fw_common.h"
  38#include "sw.h"
  39#include "trx.h"
  40#include "led.h"
  41#include "table.h"
  42#include "../btcoexist/rtl_btc.h"
  43
  44#include <linux/vmalloc.h>
  45#include <linux/module.h>
  46
  47static void rtl8723be_init_aspm_vars(struct ieee80211_hw *hw)
  48{
  49        struct rtl_priv *rtlpriv = rtl_priv(hw);
  50        struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
  51
  52        /*close ASPM for AMD defaultly */
  53        rtlpci->const_amdpci_aspm = 0;
  54
  55        /* ASPM PS mode.
  56         * 0 - Disable ASPM,
  57         * 1 - Enable ASPM without Clock Req,
  58         * 2 - Enable ASPM with Clock Req,
  59         * 3 - Alwyas Enable ASPM with Clock Req,
  60         * 4 - Always Enable ASPM without Clock Req.
  61         * set defult to RTL8192CE:3 RTL8192E:2
  62         */
  63        rtlpci->const_pci_aspm = 3;
  64
  65        /*Setting for PCI-E device */
  66        rtlpci->const_devicepci_aspm_setting = 0x03;
  67
  68        /*Setting for PCI-E bridge */
  69        rtlpci->const_hostpci_aspm_setting = 0x02;
  70
  71        /* In Hw/Sw Radio Off situation.
  72         * 0 - Default,
  73         * 1 - From ASPM setting without low Mac Pwr,
  74         * 2 - From ASPM setting with low Mac Pwr,
  75         * 3 - Bus D3
  76         * set default to RTL8192CE:0 RTL8192SE:2
  77         */
  78        rtlpci->const_hwsw_rfoff_d3 = 0;
  79
  80        /* This setting works for those device with
  81         * backdoor ASPM setting such as EPHY setting.
  82         * 0 - Not support ASPM,
  83         * 1 - Support ASPM,
  84         * 2 - According to chipset.
  85         */
  86        rtlpci->const_support_pciaspm = rtlpriv->cfg->mod_params->aspm_support;
  87}
  88
  89int rtl8723be_init_sw_vars(struct ieee80211_hw *hw)
  90{
  91        int err = 0;
  92        struct rtl_priv *rtlpriv = rtl_priv(hw);
  93        struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
  94        struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  95        char *fw_name = "rtlwifi/rtl8723befw_36.bin";
  96
  97        rtl8723be_bt_reg_init(hw);
  98        rtlpriv->btcoexist.btc_ops = rtl_btc_get_ops_pointer();
  99
 100        rtlpriv->dm.dm_initialgain_enable = 1;
 101        rtlpriv->dm.dm_flag = 0;
 102        rtlpriv->dm.disable_framebursting = 0;
 103        rtlpriv->dm.thermalvalue = 0;
 104        rtlpci->transmit_config = CFENDFORM | BIT(15) | BIT(24) | BIT(25);
 105
 106        rtlpriv->phy.lck_inprogress = false;
 107
 108        mac->ht_enable = true;
 109
 110        /* compatible 5G band 88ce just 2.4G band & smsp */
 111        rtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;
 112        rtlpriv->rtlhal.bandset = BAND_ON_2_4G;
 113        rtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;
 114
 115        rtlpci->receive_config = (RCR_APPFCS            |
 116                                  RCR_APP_MIC           |
 117                                  RCR_APP_ICV           |
 118                                  RCR_APP_PHYST_RXFF    |
 119                                  RCR_HTC_LOC_CTRL      |
 120                                  RCR_AMF               |
 121                                  RCR_ACF               |
 122                                  RCR_ADF               |
 123                                  RCR_AICV              |
 124                                  RCR_AB                |
 125                                  RCR_AM                |
 126                                  RCR_APM               |
 127                                  0);
 128
 129        rtlpci->irq_mask[0] = (u32) (IMR_PSTIMEOUT      |
 130                                     IMR_HSISR_IND_ON_INT       |
 131                                     IMR_C2HCMD         |
 132                                     IMR_HIGHDOK        |
 133                                     IMR_MGNTDOK        |
 134                                     IMR_BKDOK          |
 135                                     IMR_BEDOK          |
 136                                     IMR_VIDOK          |
 137                                     IMR_VODOK          |
 138                                     IMR_RDU            |
 139                                     IMR_ROK            |
 140                                     0);
 141
 142        rtlpci->irq_mask[1] = (u32)(IMR_RXFOVW | 0);
 143
 144        rtlpci->sys_irq_mask = (u32)(HSIMR_PDN_INT_EN   |
 145                                     HSIMR_RON_INT_EN   |
 146                                     0);
 147
 148        /* for LPS & IPS */
 149        rtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;
 150        rtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;
 151        rtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;
 152        rtlpci->msi_support = rtlpriv->cfg->mod_params->msi_support;
 153        rtlpriv->cfg->mod_params->sw_crypto =
 154                 rtlpriv->cfg->mod_params->sw_crypto;
 155        rtlpriv->cfg->mod_params->disable_watchdog =
 156                 rtlpriv->cfg->mod_params->disable_watchdog;
 157        if (rtlpriv->cfg->mod_params->disable_watchdog)
 158                pr_info("watchdog disabled\n");
 159        rtlpriv->psc.reg_fwctrl_lps = 2;
 160        rtlpriv->psc.reg_max_lps_awakeintvl = 2;
 161        /* for ASPM, you can close aspm through
 162         * set const_support_pciaspm = 0
 163         */
 164        rtl8723be_init_aspm_vars(hw);
 165
 166        if (rtlpriv->psc.reg_fwctrl_lps == 1)
 167                rtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;
 168        else if (rtlpriv->psc.reg_fwctrl_lps == 2)
 169                rtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;
 170        else if (rtlpriv->psc.reg_fwctrl_lps == 3)
 171                rtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;
 172
 173        /*low power: Disable 32k */
 174        rtlpriv->psc.low_power_enable = false;
 175
 176        rtlpriv->rtlhal.earlymode_enable = false;
 177
 178        /* for firmware buf */
 179        rtlpriv->rtlhal.pfirmware = vzalloc(0x8000);
 180        if (!rtlpriv->rtlhal.pfirmware) {
 181                pr_err("Can't alloc buffer for fw.\n");
 182                return 1;
 183        }
 184
 185        rtlpriv->max_fw_size = 0x8000;
 186        pr_info("Using firmware %s\n", fw_name);
 187        err = request_firmware_nowait(THIS_MODULE, 1, fw_name,
 188                                      rtlpriv->io.dev, GFP_KERNEL, hw,
 189                                      rtl_fw_cb);
 190        if (err) {
 191                pr_err("Failed to request firmware!\n");
 192                vfree(rtlpriv->rtlhal.pfirmware);
 193                rtlpriv->rtlhal.pfirmware = NULL;
 194                return 1;
 195        }
 196        return 0;
 197}
 198
 199void rtl8723be_deinit_sw_vars(struct ieee80211_hw *hw)
 200{
 201        struct rtl_priv *rtlpriv = rtl_priv(hw);
 202
 203        if (rtlpriv->rtlhal.pfirmware) {
 204                vfree(rtlpriv->rtlhal.pfirmware);
 205                rtlpriv->rtlhal.pfirmware = NULL;
 206        }
 207}
 208
 209/* get bt coexist status */
 210bool rtl8723be_get_btc_status(void)
 211{
 212        return true;
 213}
 214
 215static bool is_fw_header(struct rtlwifi_firmware_header *hdr)
 216{
 217        return (le16_to_cpu(hdr->signature) & 0xfff0) == 0x5300;
 218}
 219
 220static struct rtl_hal_ops rtl8723be_hal_ops = {
 221        .init_sw_vars = rtl8723be_init_sw_vars,
 222        .deinit_sw_vars = rtl8723be_deinit_sw_vars,
 223        .read_eeprom_info = rtl8723be_read_eeprom_info,
 224        .interrupt_recognized = rtl8723be_interrupt_recognized,
 225        .hw_init = rtl8723be_hw_init,
 226        .hw_disable = rtl8723be_card_disable,
 227        .hw_suspend = rtl8723be_suspend,
 228        .hw_resume = rtl8723be_resume,
 229        .enable_interrupt = rtl8723be_enable_interrupt,
 230        .disable_interrupt = rtl8723be_disable_interrupt,
 231        .set_network_type = rtl8723be_set_network_type,
 232        .set_chk_bssid = rtl8723be_set_check_bssid,
 233        .set_qos = rtl8723be_set_qos,
 234        .set_bcn_reg = rtl8723be_set_beacon_related_registers,
 235        .set_bcn_intv = rtl8723be_set_beacon_interval,
 236        .update_interrupt_mask = rtl8723be_update_interrupt_mask,
 237        .get_hw_reg = rtl8723be_get_hw_reg,
 238        .set_hw_reg = rtl8723be_set_hw_reg,
 239        .update_rate_tbl = rtl8723be_update_hal_rate_tbl,
 240        .fill_tx_desc = rtl8723be_tx_fill_desc,
 241        .fill_tx_cmddesc = rtl8723be_tx_fill_cmddesc,
 242        .query_rx_desc = rtl8723be_rx_query_desc,
 243        .set_channel_access = rtl8723be_update_channel_access_setting,
 244        .radio_onoff_checking = rtl8723be_gpio_radio_on_off_checking,
 245        .set_bw_mode = rtl8723be_phy_set_bw_mode,
 246        .switch_channel = rtl8723be_phy_sw_chnl,
 247        .dm_watchdog = rtl8723be_dm_watchdog,
 248        .scan_operation_backup = rtl8723be_phy_scan_operation_backup,
 249        .set_rf_power_state = rtl8723be_phy_set_rf_power_state,
 250        .led_control = rtl8723be_led_control,
 251        .set_desc = rtl8723be_set_desc,
 252        .get_desc = rtl8723be_get_desc,
 253        .is_tx_desc_closed = rtl8723be_is_tx_desc_closed,
 254        .tx_polling = rtl8723be_tx_polling,
 255        .enable_hw_sec = rtl8723be_enable_hw_security_config,
 256        .set_key = rtl8723be_set_key,
 257        .init_sw_leds = rtl8723be_init_sw_leds,
 258        .get_bbreg = rtl8723_phy_query_bb_reg,
 259        .set_bbreg = rtl8723_phy_set_bb_reg,
 260        .get_rfreg = rtl8723be_phy_query_rf_reg,
 261        .set_rfreg = rtl8723be_phy_set_rf_reg,
 262        .fill_h2c_cmd = rtl8723be_fill_h2c_cmd,
 263        .get_btc_status = rtl8723be_get_btc_status,
 264        .rx_command_packet = rtl8723be_rx_command_packet,
 265        .is_fw_header = is_fw_header,
 266        .c2h_content_parsing = rtl8723be_c2h_content_parsing,
 267};
 268
 269static struct rtl_mod_params rtl8723be_mod_params = {
 270        .sw_crypto = false,
 271        .inactiveps = true,
 272        .swctrl_lps = false,
 273        .fwctrl_lps = true,
 274        .msi_support = false,
 275        .aspm_support = 1,
 276        .disable_watchdog = false,
 277        .debug_level = 0,
 278        .debug_mask = 0,
 279        .ant_sel = 0,
 280};
 281
 282static const struct rtl_hal_cfg rtl8723be_hal_cfg = {
 283        .bar_id = 2,
 284        .write_readback = true,
 285        .name = "rtl8723be_pci",
 286        .alt_fw_name = "rtlwifi/rtl8723befw.bin",
 287        .ops = &rtl8723be_hal_ops,
 288        .mod_params = &rtl8723be_mod_params,
 289        .maps[SYS_ISO_CTRL] = REG_SYS_ISO_CTRL,
 290        .maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,
 291        .maps[SYS_CLK] = REG_SYS_CLKR,
 292        .maps[MAC_RCR_AM] = AM,
 293        .maps[MAC_RCR_AB] = AB,
 294        .maps[MAC_RCR_ACRC32] = ACRC32,
 295        .maps[MAC_RCR_ACF] = ACF,
 296        .maps[MAC_RCR_AAP] = AAP,
 297        .maps[MAC_HIMR] = REG_HIMR,
 298        .maps[MAC_HIMRE] = REG_HIMRE,
 299        .maps[MAC_HSISR] = REG_HSISR,
 300
 301        .maps[EFUSE_ACCESS] = REG_EFUSE_ACCESS,
 302
 303        .maps[EFUSE_TEST] = REG_EFUSE_TEST,
 304        .maps[EFUSE_CTRL] = REG_EFUSE_CTRL,
 305        .maps[EFUSE_CLK] = 0,
 306        .maps[EFUSE_CLK_CTRL] = REG_EFUSE_CTRL,
 307        .maps[EFUSE_PWC_EV12V] = PWC_EV12V,
 308        .maps[EFUSE_FEN_ELDR] = FEN_ELDR,
 309        .maps[EFUSE_LOADER_CLK_EN] = LOADER_CLK_EN,
 310        .maps[EFUSE_ANA8M] = ANA8M,
 311        .maps[EFUSE_HWSET_MAX_SIZE] = HWSET_MAX_SIZE,
 312        .maps[EFUSE_MAX_SECTION_MAP] = EFUSE_MAX_SECTION,
 313        .maps[EFUSE_REAL_CONTENT_SIZE] = EFUSE_REAL_CONTENT_LEN,
 314        .maps[EFUSE_OOB_PROTECT_BYTES_LEN] = EFUSE_OOB_PROTECT_BYTES,
 315
 316        .maps[RWCAM] = REG_CAMCMD,
 317        .maps[WCAMI] = REG_CAMWRITE,
 318        .maps[RCAMO] = REG_CAMREAD,
 319        .maps[CAMDBG] = REG_CAMDBG,
 320        .maps[SECR] = REG_SECCFG,
 321        .maps[SEC_CAM_NONE] = CAM_NONE,
 322        .maps[SEC_CAM_WEP40] = CAM_WEP40,
 323        .maps[SEC_CAM_TKIP] = CAM_TKIP,
 324        .maps[SEC_CAM_AES] = CAM_AES,
 325        .maps[SEC_CAM_WEP104] = CAM_WEP104,
 326
 327        .maps[RTL_IMR_BCNDMAINT6] = IMR_BCNDMAINT6,
 328        .maps[RTL_IMR_BCNDMAINT5] = IMR_BCNDMAINT5,
 329        .maps[RTL_IMR_BCNDMAINT4] = IMR_BCNDMAINT4,
 330        .maps[RTL_IMR_BCNDMAINT3] = IMR_BCNDMAINT3,
 331        .maps[RTL_IMR_BCNDMAINT2] = IMR_BCNDMAINT2,
 332        .maps[RTL_IMR_BCNDMAINT1] = IMR_BCNDMAINT1,
 333/*      .maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,     */   /*need check*/
 334        .maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,
 335        .maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,
 336        .maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,
 337        .maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,
 338        .maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,
 339        .maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,
 340        .maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,
 341/*      .maps[RTL_IMR_TIMEOUT2] = IMR_TIMEOUT2,*/
 342/*      .maps[RTL_IMR_TIMEOUT1] = IMR_TIMEOUT1,*/
 343
 344        .maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,
 345        .maps[RTL_IMR_PSTIMEOUT] = IMR_PSTIMEOUT,
 346        .maps[RTL_IMR_BCNINT] = IMR_BCNDMAINT0,
 347        .maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,
 348        .maps[RTL_IMR_RDU] = IMR_RDU,
 349        .maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,
 350        .maps[RTL_IMR_BDOK] = IMR_BCNDOK0,
 351        .maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,
 352        .maps[RTL_IMR_TBDER] = IMR_TBDER,
 353        .maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,
 354        .maps[RTL_IMR_TBDOK] = IMR_TBDOK,
 355        .maps[RTL_IMR_BKDOK] = IMR_BKDOK,
 356        .maps[RTL_IMR_BEDOK] = IMR_BEDOK,
 357        .maps[RTL_IMR_VIDOK] = IMR_VIDOK,
 358        .maps[RTL_IMR_VODOK] = IMR_VODOK,
 359        .maps[RTL_IMR_ROK] = IMR_ROK,
 360        .maps[RTL_IMR_HSISR_IND] = IMR_HSISR_IND_ON_INT,
 361        .maps[RTL_IBSS_INT_MASKS] = (IMR_BCNDMAINT0 | IMR_TBDOK | IMR_TBDER),
 362
 363        .maps[RTL_RC_CCK_RATE1M] = DESC92C_RATE1M,
 364        .maps[RTL_RC_CCK_RATE2M] = DESC92C_RATE2M,
 365        .maps[RTL_RC_CCK_RATE5_5M] = DESC92C_RATE5_5M,
 366        .maps[RTL_RC_CCK_RATE11M] = DESC92C_RATE11M,
 367        .maps[RTL_RC_OFDM_RATE6M] = DESC92C_RATE6M,
 368        .maps[RTL_RC_OFDM_RATE9M] = DESC92C_RATE9M,
 369        .maps[RTL_RC_OFDM_RATE12M] = DESC92C_RATE12M,
 370        .maps[RTL_RC_OFDM_RATE18M] = DESC92C_RATE18M,
 371        .maps[RTL_RC_OFDM_RATE24M] = DESC92C_RATE24M,
 372        .maps[RTL_RC_OFDM_RATE36M] = DESC92C_RATE36M,
 373        .maps[RTL_RC_OFDM_RATE48M] = DESC92C_RATE48M,
 374        .maps[RTL_RC_OFDM_RATE54M] = DESC92C_RATE54M,
 375
 376        .maps[RTL_RC_HT_RATEMCS7] = DESC92C_RATEMCS7,
 377        .maps[RTL_RC_HT_RATEMCS15] = DESC92C_RATEMCS15,
 378};
 379
 380static const struct pci_device_id rtl8723be_pci_ids[] = {
 381        {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0xB723, rtl8723be_hal_cfg)},
 382        {},
 383};
 384
 385MODULE_DEVICE_TABLE(pci, rtl8723be_pci_ids);
 386
 387MODULE_AUTHOR("PageHe   <page_he@realsil.com.cn>");
 388MODULE_AUTHOR("Realtek WlanFAE  <wlanfae@realtek.com>");
 389MODULE_LICENSE("GPL");
 390MODULE_DESCRIPTION("Realtek 8723BE 802.11n PCI wireless");
 391MODULE_FIRMWARE("rtlwifi/rtl8723befw.bin");
 392MODULE_FIRMWARE("rtlwifi/rtl8723befw_36.bin");
 393
 394module_param_named(swenc, rtl8723be_mod_params.sw_crypto, bool, 0444);
 395module_param_named(debug_level, rtl8723be_mod_params.debug_level, int, 0644);
 396module_param_named(debug_mask, rtl8723be_mod_params.debug_mask, ullong, 0644);
 397module_param_named(ips, rtl8723be_mod_params.inactiveps, bool, 0444);
 398module_param_named(swlps, rtl8723be_mod_params.swctrl_lps, bool, 0444);
 399module_param_named(fwlps, rtl8723be_mod_params.fwctrl_lps, bool, 0444);
 400module_param_named(msi, rtl8723be_mod_params.msi_support, bool, 0444);
 401module_param_named(aspm, rtl8723be_mod_params.aspm_support, int, 0444);
 402module_param_named(disable_watchdog, rtl8723be_mod_params.disable_watchdog,
 403                   bool, 0444);
 404module_param_named(ant_sel, rtl8723be_mod_params.ant_sel, int, 0444);
 405MODULE_PARM_DESC(swenc, "Set to 1 for software crypto (default 0)\n");
 406MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
 407MODULE_PARM_DESC(swlps, "Set to 1 to use SW control power save (default 0)\n");
 408MODULE_PARM_DESC(fwlps, "Set to 1 to use FW control power save (default 1)\n");
 409MODULE_PARM_DESC(msi, "Set to 1 to use MSI interrupts mode (default 0)\n");
 410MODULE_PARM_DESC(aspm, "Set to 1 to enable ASPM (default 1)\n");
 411MODULE_PARM_DESC(debug_level, "Set debug level (0-5) (default 0)");
 412MODULE_PARM_DESC(debug_mask, "Set debug mask (default 0)");
 413MODULE_PARM_DESC(disable_watchdog,
 414                 "Set to 1 to disable the watchdog (default 0)\n");
 415MODULE_PARM_DESC(ant_sel, "Set to 1 or 2 to force antenna number (default 0)\n");
 416
 417static SIMPLE_DEV_PM_OPS(rtlwifi_pm_ops, rtl_pci_suspend, rtl_pci_resume);
 418
 419static struct pci_driver rtl8723be_driver = {
 420        .name = KBUILD_MODNAME,
 421        .id_table = rtl8723be_pci_ids,
 422        .probe = rtl_pci_probe,
 423        .remove = rtl_pci_disconnect,
 424        .driver.pm = &rtlwifi_pm_ops,
 425};
 426
 427module_pci_driver(rtl8723be_driver);
 428