1
2#ifndef __IBMPHP_H
3#define __IBMPHP_H
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19#include <linux/pci_hotplug.h>
20
21extern int ibmphp_debug;
22
23#if !defined(MODULE)
24 #define MY_NAME "ibmphpd"
25#else
26 #define MY_NAME THIS_MODULE->name
27#endif
28#define debug(fmt, arg...) do { if (ibmphp_debug == 1) printk(KERN_DEBUG "%s: " fmt, MY_NAME, ## arg); } while (0)
29#define debug_pci(fmt, arg...) do { if (ibmphp_debug) printk(KERN_DEBUG "%s: " fmt, MY_NAME, ## arg); } while (0)
30#define err(format, arg...) printk(KERN_ERR "%s: " format, MY_NAME, ## arg)
31#define info(format, arg...) printk(KERN_INFO "%s: " format, MY_NAME, ## arg)
32#define warn(format, arg...) printk(KERN_WARNING "%s: " format, MY_NAME, ## arg)
33
34
35
36
37
38
39
40
41#define EBDA_SLOT_133_MAX 0x20
42#define EBDA_SLOT_100_MAX 0x10
43#define EBDA_SLOT_66_MAX 0x02
44#define EBDA_SLOT_PCIX_CAP 0x08
45
46
47
48
49
50
51#define EBDA_RSRC_TYPE_MASK 0x03
52#define EBDA_IO_RSRC_TYPE 0x00
53#define EBDA_MEM_RSRC_TYPE 0x01
54#define EBDA_PFM_RSRC_TYPE 0x03
55#define EBDA_RES_RSRC_TYPE 0x02
56
57
58
59
60
61
62#define EBDA_IO_RESTRI_MASK 0x0c
63#define EBDA_NO_RESTRI 0x00
64#define EBDA_AVO_VGA_ADDR 0x04
65#define EBDA_AVO_VGA_ADDR_AND_ALIA 0x08
66#define EBDA_AVO_ISA_ADDR 0x0c
67
68
69
70
71
72
73#define EBDA_DEV_TYPE_MASK 0x10
74#define EBDA_PCI_DEV 0x10
75#define EBDA_NON_PCI_DEV 0x00
76
77
78
79
80
81
82#define EBDA_PRI_DEF_MASK 0x20
83#define EBDA_PRI_PCI_BUS_INFO 0x20
84#define EBDA_NORM_DEV_RSRC_INFO 0x00
85
86
87
88
89
90
91struct rio_table_hdr {
92 u8 ver_num;
93 u8 scal_count;
94 u8 riodev_count;
95 u16 offset;
96};
97
98
99
100
101
102struct scal_detail {
103 u8 node_id;
104 u32 cbar;
105 u8 port0_node_connect;
106 u8 port0_port_connect;
107 u8 port1_node_connect;
108 u8 port1_port_connect;
109 u8 port2_node_connect;
110 u8 port2_port_connect;
111 u8 chassis_num;
112
113};
114
115
116
117
118
119struct rio_detail {
120 u8 rio_node_id;
121 u32 bbar;
122 u8 rio_type;
123 u8 owner_id;
124 u8 port0_node_connect;
125 u8 port0_port_connect;
126 u8 port1_node_connect;
127 u8 port1_port_connect;
128 u8 first_slot_num;
129 u8 status;
130 u8 wpindex;
131 u8 chassis_num;
132 struct list_head rio_detail_list;
133};
134
135struct opt_rio {
136 u8 rio_type;
137 u8 chassis_num;
138 u8 first_slot_num;
139 u8 middle_num;
140 struct list_head opt_rio_list;
141};
142
143struct opt_rio_lo {
144 u8 rio_type;
145 u8 chassis_num;
146 u8 first_slot_num;
147 u8 middle_num;
148 u8 pack_count;
149 struct list_head opt_rio_lo_list;
150};
151
152
153
154
155
156struct ebda_hpc_list {
157 u8 format;
158 u16 num_ctlrs;
159 short phys_addr;
160
161};
162
163
164
165
166
167struct ebda_hpc_slot {
168 u8 slot_num;
169 u32 slot_bus_num;
170 u8 ctl_index;
171 u8 slot_cap;
172};
173
174struct ebda_hpc_bus {
175 u32 bus_num;
176 u8 slots_at_33_conv;
177 u8 slots_at_66_conv;
178 u8 slots_at_66_pcix;
179 u8 slots_at_100_pcix;
180 u8 slots_at_133_pcix;
181};
182
183
184
185
186
187
188struct isa_ctlr_access {
189 u16 io_start;
190 u16 io_end;
191};
192
193struct pci_ctlr_access {
194 u8 bus;
195 u8 dev_fun;
196};
197
198struct wpeg_i2c_ctlr_access {
199 ulong wpegbbar;
200 u8 i2c_addr;
201};
202
203#define HPC_DEVICE_ID 0x0246
204#define HPC_SUBSYSTEM_ID 0x0247
205#define HPC_PCI_OFFSET 0x40
206
207
208
209
210struct ebda_rsrc_list {
211 u8 format;
212 u16 num_entries;
213 u16 phys_addr;
214 struct ebda_rsrc_list *next;
215};
216
217
218
219
220
221
222struct ebda_pci_rsrc {
223 u8 rsrc_type;
224 u8 bus_num;
225 u8 dev_fun;
226 u32 start_addr;
227 u32 end_addr;
228 u8 marked;
229 struct list_head ebda_pci_rsrc_list;
230};
231
232
233
234
235
236
237struct bus_info {
238 u8 slot_min;
239 u8 slot_max;
240 u8 slot_count;
241 u8 busno;
242 u8 controller_id;
243 u8 current_speed;
244 u8 current_bus_mode;
245 u8 index;
246 u8 slots_at_33_conv;
247 u8 slots_at_66_conv;
248 u8 slots_at_66_pcix;
249 u8 slots_at_100_pcix;
250 u8 slots_at_133_pcix;
251 struct list_head bus_info_list;
252};
253
254
255
256
257
258extern struct list_head ibmphp_ebda_pci_rsrc_head;
259extern struct list_head ibmphp_slot_head;
260
261
262
263
264void ibmphp_free_ebda_hpc_queue(void);
265int ibmphp_access_ebda(void);
266struct slot *ibmphp_get_slot_from_physical_num(u8);
267int ibmphp_get_total_hp_slots(void);
268void ibmphp_free_ibm_slot(struct slot *);
269void ibmphp_free_bus_info_queue(void);
270void ibmphp_free_ebda_pci_rsrc_queue(void);
271struct bus_info *ibmphp_find_same_bus_num(u32);
272int ibmphp_get_bus_index(u8);
273u16 ibmphp_get_total_controllers(void);
274int ibmphp_register_pci(void);
275
276
277#define MEM 0
278#define IO 1
279#define PFMEM 2
280
281
282#define RESTYPE 0x03
283#define IOMASK 0x00
284#define MMASK 0x01
285#define PFMASK 0x03
286#define PCIDEVMASK 0x10
287#define PRIMARYBUSMASK 0x20
288
289
290#define PCI_VENDOR_ID_NOTVALID 0xFFFF
291#define PCI_HEADER_TYPE_MULTIDEVICE 0x80
292#define PCI_HEADER_TYPE_MULTIBRIDGE 0x81
293
294#define LATENCY 0x64
295#define CACHE 64
296#define DEVICEENABLE 0x015F
297
298#define IOBRIDGE 0x1000
299#define MEMBRIDGE 0x100000
300
301
302#define SCSI_IRQ 0x09
303#define LAN_IRQ 0x0A
304#define OTHER_IRQ 0x0B
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321struct range_node {
322 int rangeno;
323 u32 start;
324 u32 end;
325 struct range_node *next;
326};
327
328struct bus_node {
329 u8 busno;
330 int noIORanges;
331 struct range_node *rangeIO;
332 int noMemRanges;
333 struct range_node *rangeMem;
334 int noPFMemRanges;
335 struct range_node *rangePFMem;
336 int needIOUpdate;
337 int needMemUpdate;
338 int needPFMemUpdate;
339 struct resource_node *firstIO;
340 struct resource_node *firstMem;
341 struct resource_node *firstPFMem;
342 struct resource_node *firstPFMemFromMem;
343 struct list_head bus_list;
344};
345
346struct resource_node {
347 int rangeno;
348 u8 busno;
349 u8 devfunc;
350 u32 start;
351 u32 end;
352 u32 len;
353 int type;
354 u8 fromMem;
355
356 struct resource_node *next;
357 struct resource_node *nextRange;
358};
359
360struct res_needed {
361 u32 mem;
362 u32 pfmem;
363 u32 io;
364 u8 not_correct;
365 int devices[32];
366};
367
368
369
370int ibmphp_rsrc_init(void);
371int ibmphp_add_resource(struct resource_node *);
372int ibmphp_remove_resource(struct resource_node *);
373int ibmphp_find_resource(struct bus_node *, u32, struct resource_node **, int);
374int ibmphp_check_resource(struct resource_node *, u8);
375int ibmphp_remove_bus(struct bus_node *, u8);
376void ibmphp_free_resources(void);
377int ibmphp_add_pfmem_from_mem(struct resource_node *);
378struct bus_node *ibmphp_find_res_bus(u8);
379void ibmphp_print_test(void);
380
381void ibmphp_hpc_initvars(void);
382int ibmphp_hpc_readslot(struct slot *, u8, u8 *);
383int ibmphp_hpc_writeslot(struct slot *, u8);
384void ibmphp_lock_operations(void);
385void ibmphp_unlock_operations(void);
386int ibmphp_hpc_start_poll_thread(void);
387void ibmphp_hpc_stop_poll_thread(void);
388
389
390
391
392
393
394
395#define HPC_ERROR 0xFF
396
397
398
399
400#define BUS_SPEED 0x30
401#define BUS_MODE 0x40
402#define BUS_MODE_PCIX 0x01
403#define BUS_MODE_PCI 0x00
404#define BUS_SPEED_2 0x20
405#define BUS_SPEED_1 0x10
406#define BUS_SPEED_33 0x00
407#define BUS_SPEED_66 0x01
408#define BUS_SPEED_100 0x02
409#define BUS_SPEED_133 0x03
410#define BUS_SPEED_66PCIX 0x04
411#define BUS_SPEED_66UNKNOWN 0x05
412#define BUS_STATUS_AVAILABLE 0x01
413#define BUS_CONTROL_AVAILABLE 0x02
414#define SLOT_LATCH_REGS_SUPPORTED 0x10
415
416#define PRGM_MODEL_REV_LEVEL 0xF0
417#define MAX_ADAPTER_NONE 0x09
418
419
420
421
422
423
424
425#define HPC_CTLR_ENABLEIRQ 0x00
426#define HPC_CTLR_DISABLEIRQ 0x01
427#define HPC_SLOT_OFF 0x02
428#define HPC_SLOT_ON 0x03
429#define HPC_SLOT_ATTNOFF 0x04
430#define HPC_SLOT_ATTNON 0x05
431#define HPC_CTLR_CLEARIRQ 0x06
432#define HPC_CTLR_RESET 0x07
433#define HPC_CTLR_IRQSTEER 0x08
434#define HPC_BUS_33CONVMODE 0x09
435#define HPC_BUS_66CONVMODE 0x0A
436#define HPC_BUS_66PCIXMODE 0x0B
437#define HPC_BUS_100PCIXMODE 0x0C
438#define HPC_BUS_133PCIXMODE 0x0D
439#define HPC_ALLSLOT_OFF 0x11
440#define HPC_ALLSLOT_ON 0x12
441#define HPC_SLOT_BLINKLED 0x13
442
443
444
445
446#define READ_SLOTSTATUS 0x01
447#define READ_EXTSLOTSTATUS 0x02
448#define READ_BUSSTATUS 0x03
449#define READ_CTLRSTATUS 0x04
450#define READ_ALLSTAT 0x05
451#define READ_ALLSLOT 0x06
452#define READ_SLOTLATCHLOWREG 0x07
453#define READ_REVLEVEL 0x08
454#define READ_HPCOPTIONS 0x09
455
456
457
458#define HPC_SLOT_POWER 0x01
459#define HPC_SLOT_CONNECT 0x02
460#define HPC_SLOT_ATTN 0x04
461#define HPC_SLOT_PRSNT2 0x08
462#define HPC_SLOT_PRSNT1 0x10
463#define HPC_SLOT_PWRGD 0x20
464#define HPC_SLOT_BUS_SPEED 0x40
465#define HPC_SLOT_LATCH 0x80
466
467
468
469
470#define HPC_SLOT_POWER_OFF 0x00
471#define HPC_SLOT_POWER_ON 0x01
472
473
474
475
476#define HPC_SLOT_CONNECTED 0x00
477#define HPC_SLOT_DISCONNECTED 0x01
478
479
480
481
482#define HPC_SLOT_ATTN_OFF 0x00
483#define HPC_SLOT_ATTN_ON 0x01
484#define HPC_SLOT_ATTN_BLINK 0x02
485
486
487
488
489#define HPC_SLOT_EMPTY 0x00
490#define HPC_SLOT_PRSNT_7 0x01
491#define HPC_SLOT_PRSNT_15 0x02
492#define HPC_SLOT_PRSNT_25 0x03
493
494
495
496
497#define HPC_SLOT_PWRGD_FAULT_NONE 0x00
498#define HPC_SLOT_PWRGD_GOOD 0x01
499
500
501
502
503#define HPC_SLOT_BUS_SPEED_OK 0x00
504#define HPC_SLOT_BUS_SPEED_MISM 0x01
505
506
507
508
509#define HPC_SLOT_LATCH_OPEN 0x01
510#define HPC_SLOT_LATCH_CLOSED 0x00
511
512
513
514
515
516#define HPC_SLOT_PCIX 0x01
517#define HPC_SLOT_SPEED1 0x02
518#define HPC_SLOT_SPEED2 0x04
519#define HPC_SLOT_BLINK_ATTN 0x08
520#define HPC_SLOT_RSRVD1 0x10
521#define HPC_SLOT_RSRVD2 0x20
522#define HPC_SLOT_BUS_MODE 0x40
523#define HPC_SLOT_RSRVD3 0x80
524
525
526
527
528#define HPC_SLOT_PCIX_NO 0x00
529#define HPC_SLOT_PCIX_YES 0x01
530
531
532
533
534#define HPC_SLOT_SPEED_33 0x00
535#define HPC_SLOT_SPEED_66 0x01
536#define HPC_SLOT_SPEED_133 0x02
537
538
539
540
541#define HPC_SLOT_ATTN_BLINK_OFF 0x00
542#define HPC_SLOT_ATTN_BLINK_ON 0x01
543
544
545
546
547#define HPC_SLOT_BUS_MODE_OK 0x00
548#define HPC_SLOT_BUS_MODE_MISM 0x01
549
550
551
552
553#define HPC_CTLR_WORKING 0x01
554#define HPC_CTLR_FINISHED 0x02
555#define HPC_CTLR_RESULT0 0x04
556#define HPC_CTLR_RESULT1 0x08
557#define HPC_CTLR_RESULE2 0x10
558#define HPC_CTLR_RESULT3 0x20
559#define HPC_CTLR_IRQ_ROUTG 0x40
560#define HPC_CTLR_IRQ_PENDG 0x80
561
562
563
564
565#define HPC_CTLR_WORKING_NO 0x00
566#define HPC_CTLR_WORKING_YES 0x01
567
568
569
570
571#define HPC_CTLR_FINISHED_NO 0x00
572#define HPC_CTLR_FINISHED_YES 0x01
573
574
575
576
577#define HPC_CTLR_RESULT_SUCCESS 0x00
578#define HPC_CTLR_RESULT_FAILED 0x01
579#define HPC_CTLR_RESULT_RSVD 0x02
580#define HPC_CTLR_RESULT_NORESP 0x03
581
582
583
584
585
586#define SLOT_POWER(s) ((u8) ((s & HPC_SLOT_POWER) \
587 ? HPC_SLOT_POWER_ON : HPC_SLOT_POWER_OFF))
588
589#define SLOT_CONNECT(s) ((u8) ((s & HPC_SLOT_CONNECT) \
590 ? HPC_SLOT_DISCONNECTED : HPC_SLOT_CONNECTED))
591
592#define SLOT_ATTN(s, es) ((u8) ((es & HPC_SLOT_BLINK_ATTN) \
593 ? HPC_SLOT_ATTN_BLINK \
594 : ((s & HPC_SLOT_ATTN) ? HPC_SLOT_ATTN_ON : HPC_SLOT_ATTN_OFF)))
595
596#define SLOT_PRESENT(s) ((u8) ((s & HPC_SLOT_PRSNT1) \
597 ? ((s & HPC_SLOT_PRSNT2) ? HPC_SLOT_EMPTY : HPC_SLOT_PRSNT_15) \
598 : ((s & HPC_SLOT_PRSNT2) ? HPC_SLOT_PRSNT_25 : HPC_SLOT_PRSNT_7)))
599
600#define SLOT_PWRGD(s) ((u8) ((s & HPC_SLOT_PWRGD) \
601 ? HPC_SLOT_PWRGD_GOOD : HPC_SLOT_PWRGD_FAULT_NONE))
602
603#define SLOT_BUS_SPEED(s) ((u8) ((s & HPC_SLOT_BUS_SPEED) \
604 ? HPC_SLOT_BUS_SPEED_MISM : HPC_SLOT_BUS_SPEED_OK))
605
606#define SLOT_LATCH(s) ((u8) ((s & HPC_SLOT_LATCH) \
607 ? HPC_SLOT_LATCH_CLOSED : HPC_SLOT_LATCH_OPEN))
608
609#define SLOT_PCIX(es) ((u8) ((es & HPC_SLOT_PCIX) \
610 ? HPC_SLOT_PCIX_YES : HPC_SLOT_PCIX_NO))
611
612#define SLOT_SPEED(es) ((u8) ((es & HPC_SLOT_SPEED2) \
613 ? ((es & HPC_SLOT_SPEED1) ? HPC_SLOT_SPEED_133 \
614 : HPC_SLOT_SPEED_66) \
615 : HPC_SLOT_SPEED_33))
616
617#define SLOT_BUS_MODE(es) ((u8) ((es & HPC_SLOT_BUS_MODE) \
618 ? HPC_SLOT_BUS_MODE_MISM : HPC_SLOT_BUS_MODE_OK))
619
620
621
622
623#define CURRENT_BUS_SPEED(s) ((u8) (s & BUS_SPEED_2) \
624 ? ((s & BUS_SPEED_1) ? BUS_SPEED_133 : BUS_SPEED_100) \
625 : ((s & BUS_SPEED_1) ? BUS_SPEED_66 : BUS_SPEED_33))
626
627#define CURRENT_BUS_MODE(s) ((u8) (s & BUS_MODE) ? BUS_MODE_PCIX : BUS_MODE_PCI)
628
629#define READ_BUS_STATUS(s) ((u8) (s->options & BUS_STATUS_AVAILABLE))
630
631#define READ_BUS_MODE(s) ((s->revision & PRGM_MODEL_REV_LEVEL) >= 0x20)
632
633#define SET_BUS_STATUS(s) ((u8) (s->options & BUS_CONTROL_AVAILABLE))
634
635#define READ_SLOT_LATCH(s) ((u8) (s->options & SLOT_LATCH_REGS_SUPPORTED))
636
637
638
639
640#define CTLR_WORKING(c) ((u8) ((c & HPC_CTLR_WORKING) \
641 ? HPC_CTLR_WORKING_YES : HPC_CTLR_WORKING_NO))
642#define CTLR_FINISHED(c) ((u8) ((c & HPC_CTLR_FINISHED) \
643 ? HPC_CTLR_FINISHED_YES : HPC_CTLR_FINISHED_NO))
644#define CTLR_RESULT(c) ((u8) ((c & HPC_CTLR_RESULT1) \
645 ? ((c & HPC_CTLR_RESULT0) ? HPC_CTLR_RESULT_NORESP \
646 : HPC_CTLR_RESULT_RSVD) \
647 : ((c & HPC_CTLR_RESULT0) ? HPC_CTLR_RESULT_FAILED \
648 : HPC_CTLR_RESULT_SUCCESS)))
649
650
651#define NEEDTOCHECK_CMDSTATUS(c) ((c == HPC_SLOT_OFF) || \
652 (c == HPC_SLOT_ON) || \
653 (c == HPC_CTLR_RESET) || \
654 (c == HPC_BUS_33CONVMODE) || \
655 (c == HPC_BUS_66CONVMODE) || \
656 (c == HPC_BUS_66PCIXMODE) || \
657 (c == HPC_BUS_100PCIXMODE) || \
658 (c == HPC_BUS_133PCIXMODE) || \
659 (c == HPC_ALLSLOT_OFF) || \
660 (c == HPC_ALLSLOT_ON))
661
662
663
664
665#define ENABLE 1
666#define DISABLE 0
667
668#define CARD_INFO 0x07
669#define PCIX133 0x07
670#define PCIX66 0x05
671#define PCI66 0x04
672
673extern struct pci_bus *ibmphp_pci_bus;
674
675
676
677struct pci_func {
678 struct pci_dev *dev;
679 u8 busno;
680 u8 device;
681 u8 function;
682 struct resource_node *io[6];
683 struct resource_node *mem[6];
684 struct resource_node *pfmem[6];
685 struct pci_func *next;
686 int devices[32];
687 u8 irq[4];
688 u8 bus;
689};
690
691struct slot {
692 u8 bus;
693 u8 device;
694 u8 number;
695 u8 real_physical_slot_num;
696 u32 capabilities;
697 u8 supported_speed;
698 u8 supported_bus_mode;
699 u8 flag;
700 u8 ctlr_index;
701 struct hotplug_slot *hotplug_slot;
702 struct controller *ctrl;
703 struct pci_func *func;
704 u8 irq[4];
705 int bit_mode;
706 struct bus_info *bus_on;
707 struct list_head ibm_slot_list;
708 u8 status;
709 u8 ext_status;
710 u8 busstatus;
711};
712
713struct controller {
714 struct ebda_hpc_slot *slots;
715 struct ebda_hpc_bus *buses;
716 struct pci_dev *ctrl_dev;
717 u8 starting_slot_num;
718 u8 ending_slot_num;
719 u8 revision;
720 u8 options;
721 u8 status;
722 u8 ctlr_id;
723 u8 slot_count;
724 u8 bus_count;
725 u8 ctlr_relative_id;
726 u32 irq;
727 union {
728 struct isa_ctlr_access isa_ctlr;
729 struct pci_ctlr_access pci_ctlr;
730 struct wpeg_i2c_ctlr_access wpeg_ctlr;
731 } u;
732 u8 ctlr_type;
733 struct list_head ebda_hpc_list;
734};
735
736
737
738int ibmphp_init_devno(struct slot **);
739int ibmphp_do_disable_slot(struct slot *slot_cur);
740int ibmphp_update_slot_info(struct slot *);
741int ibmphp_configure_card(struct pci_func *, u8);
742int ibmphp_unconfigure_card(struct slot **, int);
743extern struct hotplug_slot_ops ibmphp_hotplug_slot_ops;
744
745#endif
746
747
