1
2
3
4
5
6
7
8
9
10#define KMSG_COMPONENT "qeth"
11#define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
12
13#include <linux/module.h>
14#include <linux/moduleparam.h>
15#include <linux/string.h>
16#include <linux/errno.h>
17#include <linux/kernel.h>
18#include <linux/ip.h>
19#include <linux/tcp.h>
20#include <linux/mii.h>
21#include <linux/kthread.h>
22#include <linux/slab.h>
23#include <linux/if_vlan.h>
24#include <linux/netdevice.h>
25#include <linux/netdev_features.h>
26#include <linux/skbuff.h>
27
28#include <net/iucv/af_iucv.h>
29#include <net/dsfield.h>
30
31#include <asm/ebcdic.h>
32#include <asm/chpid.h>
33#include <asm/io.h>
34#include <asm/sysinfo.h>
35#include <asm/compat.h>
36#include <asm/diag.h>
37#include <asm/cio.h>
38#include <asm/ccwdev.h>
39#include <asm/cpcmd.h>
40
41#include "qeth_core.h"
42
43struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
44
45
46 [QETH_DBF_SETUP] = {"qeth_setup",
47 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
48 [QETH_DBF_MSG] = {"qeth_msg", 8, 1, 11 * sizeof(long), 3,
49 &debug_sprintf_view, NULL},
50 [QETH_DBF_CTRL] = {"qeth_control",
51 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
52};
53EXPORT_SYMBOL_GPL(qeth_dbf);
54
55struct qeth_card_list_struct qeth_core_card_list;
56EXPORT_SYMBOL_GPL(qeth_core_card_list);
57struct kmem_cache *qeth_core_header_cache;
58EXPORT_SYMBOL_GPL(qeth_core_header_cache);
59static struct kmem_cache *qeth_qdio_outbuf_cache;
60
61static struct device *qeth_core_root_dev;
62static struct lock_class_key qdio_out_skb_queue_key;
63static struct mutex qeth_mod_mutex;
64
65static void qeth_send_control_data_cb(struct qeth_channel *,
66 struct qeth_cmd_buffer *);
67static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
68static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
69static void qeth_free_buffer_pool(struct qeth_card *);
70static int qeth_qdio_establish(struct qeth_card *);
71static void qeth_free_qdio_buffers(struct qeth_card *);
72static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
73 struct qeth_qdio_out_buffer *buf,
74 enum iucv_tx_notify notification);
75static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
76static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
77 struct qeth_qdio_out_buffer *buf,
78 enum qeth_qdio_buffer_states newbufstate);
79static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
80
81struct workqueue_struct *qeth_wq;
82EXPORT_SYMBOL_GPL(qeth_wq);
83
84int qeth_card_hw_is_reachable(struct qeth_card *card)
85{
86 return (card->state == CARD_STATE_SOFTSETUP) ||
87 (card->state == CARD_STATE_UP);
88}
89EXPORT_SYMBOL_GPL(qeth_card_hw_is_reachable);
90
91static void qeth_close_dev_handler(struct work_struct *work)
92{
93 struct qeth_card *card;
94
95 card = container_of(work, struct qeth_card, close_dev_work);
96 QETH_CARD_TEXT(card, 2, "cldevhdl");
97 rtnl_lock();
98 dev_close(card->dev);
99 rtnl_unlock();
100 ccwgroup_set_offline(card->gdev);
101}
102
103void qeth_close_dev(struct qeth_card *card)
104{
105 QETH_CARD_TEXT(card, 2, "cldevsubm");
106 queue_work(qeth_wq, &card->close_dev_work);
107}
108EXPORT_SYMBOL_GPL(qeth_close_dev);
109
110static const char *qeth_get_cardname(struct qeth_card *card)
111{
112 if (card->info.guestlan) {
113 switch (card->info.type) {
114 case QETH_CARD_TYPE_OSD:
115 return " Virtual NIC QDIO";
116 case QETH_CARD_TYPE_IQD:
117 return " Virtual NIC Hiper";
118 case QETH_CARD_TYPE_OSM:
119 return " Virtual NIC QDIO - OSM";
120 case QETH_CARD_TYPE_OSX:
121 return " Virtual NIC QDIO - OSX";
122 default:
123 return " unknown";
124 }
125 } else {
126 switch (card->info.type) {
127 case QETH_CARD_TYPE_OSD:
128 return " OSD Express";
129 case QETH_CARD_TYPE_IQD:
130 return " HiperSockets";
131 case QETH_CARD_TYPE_OSN:
132 return " OSN QDIO";
133 case QETH_CARD_TYPE_OSM:
134 return " OSM QDIO";
135 case QETH_CARD_TYPE_OSX:
136 return " OSX QDIO";
137 default:
138 return " unknown";
139 }
140 }
141 return " n/a";
142}
143
144
145const char *qeth_get_cardname_short(struct qeth_card *card)
146{
147 if (card->info.guestlan) {
148 switch (card->info.type) {
149 case QETH_CARD_TYPE_OSD:
150 return "Virt.NIC QDIO";
151 case QETH_CARD_TYPE_IQD:
152 return "Virt.NIC Hiper";
153 case QETH_CARD_TYPE_OSM:
154 return "Virt.NIC OSM";
155 case QETH_CARD_TYPE_OSX:
156 return "Virt.NIC OSX";
157 default:
158 return "unknown";
159 }
160 } else {
161 switch (card->info.type) {
162 case QETH_CARD_TYPE_OSD:
163 switch (card->info.link_type) {
164 case QETH_LINK_TYPE_FAST_ETH:
165 return "OSD_100";
166 case QETH_LINK_TYPE_HSTR:
167 return "HSTR";
168 case QETH_LINK_TYPE_GBIT_ETH:
169 return "OSD_1000";
170 case QETH_LINK_TYPE_10GBIT_ETH:
171 return "OSD_10GIG";
172 case QETH_LINK_TYPE_LANE_ETH100:
173 return "OSD_FE_LANE";
174 case QETH_LINK_TYPE_LANE_TR:
175 return "OSD_TR_LANE";
176 case QETH_LINK_TYPE_LANE_ETH1000:
177 return "OSD_GbE_LANE";
178 case QETH_LINK_TYPE_LANE:
179 return "OSD_ATM_LANE";
180 default:
181 return "OSD_Express";
182 }
183 case QETH_CARD_TYPE_IQD:
184 return "HiperSockets";
185 case QETH_CARD_TYPE_OSN:
186 return "OSN";
187 case QETH_CARD_TYPE_OSM:
188 return "OSM_1000";
189 case QETH_CARD_TYPE_OSX:
190 return "OSX_10GIG";
191 default:
192 return "unknown";
193 }
194 }
195 return "n/a";
196}
197
198void qeth_set_recovery_task(struct qeth_card *card)
199{
200 card->recovery_task = current;
201}
202EXPORT_SYMBOL_GPL(qeth_set_recovery_task);
203
204void qeth_clear_recovery_task(struct qeth_card *card)
205{
206 card->recovery_task = NULL;
207}
208EXPORT_SYMBOL_GPL(qeth_clear_recovery_task);
209
210static bool qeth_is_recovery_task(const struct qeth_card *card)
211{
212 return card->recovery_task == current;
213}
214
215void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
216 int clear_start_mask)
217{
218 unsigned long flags;
219
220 spin_lock_irqsave(&card->thread_mask_lock, flags);
221 card->thread_allowed_mask = threads;
222 if (clear_start_mask)
223 card->thread_start_mask &= threads;
224 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
225 wake_up(&card->wait_q);
226}
227EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
228
229int qeth_threads_running(struct qeth_card *card, unsigned long threads)
230{
231 unsigned long flags;
232 int rc = 0;
233
234 spin_lock_irqsave(&card->thread_mask_lock, flags);
235 rc = (card->thread_running_mask & threads);
236 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
237 return rc;
238}
239EXPORT_SYMBOL_GPL(qeth_threads_running);
240
241int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
242{
243 if (qeth_is_recovery_task(card))
244 return 0;
245 return wait_event_interruptible(card->wait_q,
246 qeth_threads_running(card, threads) == 0);
247}
248EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
249
250void qeth_clear_working_pool_list(struct qeth_card *card)
251{
252 struct qeth_buffer_pool_entry *pool_entry, *tmp;
253
254 QETH_CARD_TEXT(card, 5, "clwrklst");
255 list_for_each_entry_safe(pool_entry, tmp,
256 &card->qdio.in_buf_pool.entry_list, list){
257 list_del(&pool_entry->list);
258 }
259}
260EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
261
262static int qeth_alloc_buffer_pool(struct qeth_card *card)
263{
264 struct qeth_buffer_pool_entry *pool_entry;
265 void *ptr;
266 int i, j;
267
268 QETH_CARD_TEXT(card, 5, "alocpool");
269 for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
270 pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
271 if (!pool_entry) {
272 qeth_free_buffer_pool(card);
273 return -ENOMEM;
274 }
275 for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
276 ptr = (void *) __get_free_page(GFP_KERNEL);
277 if (!ptr) {
278 while (j > 0)
279 free_page((unsigned long)
280 pool_entry->elements[--j]);
281 kfree(pool_entry);
282 qeth_free_buffer_pool(card);
283 return -ENOMEM;
284 }
285 pool_entry->elements[j] = ptr;
286 }
287 list_add(&pool_entry->init_list,
288 &card->qdio.init_pool.entry_list);
289 }
290 return 0;
291}
292
293int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
294{
295 QETH_CARD_TEXT(card, 2, "realcbp");
296
297 if ((card->state != CARD_STATE_DOWN) &&
298 (card->state != CARD_STATE_RECOVER))
299 return -EPERM;
300
301
302 qeth_clear_working_pool_list(card);
303 qeth_free_buffer_pool(card);
304 card->qdio.in_buf_pool.buf_count = bufcnt;
305 card->qdio.init_pool.buf_count = bufcnt;
306 return qeth_alloc_buffer_pool(card);
307}
308EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
309
310static void qeth_free_qdio_queue(struct qeth_qdio_q *q)
311{
312 if (!q)
313 return;
314
315 qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
316 kfree(q);
317}
318
319static struct qeth_qdio_q *qeth_alloc_qdio_queue(void)
320{
321 struct qeth_qdio_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
322 int i;
323
324 if (!q)
325 return NULL;
326
327 if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
328 kfree(q);
329 return NULL;
330 }
331
332 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
333 q->bufs[i].buffer = q->qdio_bufs[i];
334
335 QETH_DBF_HEX(SETUP, 2, &q, sizeof(void *));
336 return q;
337}
338
339static int qeth_cq_init(struct qeth_card *card)
340{
341 int rc;
342
343 if (card->options.cq == QETH_CQ_ENABLED) {
344 QETH_DBF_TEXT(SETUP, 2, "cqinit");
345 qdio_reset_buffers(card->qdio.c_q->qdio_bufs,
346 QDIO_MAX_BUFFERS_PER_Q);
347 card->qdio.c_q->next_buf_to_init = 127;
348 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
349 card->qdio.no_in_queues - 1, 0,
350 127);
351 if (rc) {
352 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
353 goto out;
354 }
355 }
356 rc = 0;
357out:
358 return rc;
359}
360
361static int qeth_alloc_cq(struct qeth_card *card)
362{
363 int rc;
364
365 if (card->options.cq == QETH_CQ_ENABLED) {
366 int i;
367 struct qdio_outbuf_state *outbuf_states;
368
369 QETH_DBF_TEXT(SETUP, 2, "cqon");
370 card->qdio.c_q = qeth_alloc_qdio_queue();
371 if (!card->qdio.c_q) {
372 rc = -1;
373 goto kmsg_out;
374 }
375 card->qdio.no_in_queues = 2;
376 card->qdio.out_bufstates =
377 kzalloc(card->qdio.no_out_queues *
378 QDIO_MAX_BUFFERS_PER_Q *
379 sizeof(struct qdio_outbuf_state), GFP_KERNEL);
380 outbuf_states = card->qdio.out_bufstates;
381 if (outbuf_states == NULL) {
382 rc = -1;
383 goto free_cq_out;
384 }
385 for (i = 0; i < card->qdio.no_out_queues; ++i) {
386 card->qdio.out_qs[i]->bufstates = outbuf_states;
387 outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
388 }
389 } else {
390 QETH_DBF_TEXT(SETUP, 2, "nocq");
391 card->qdio.c_q = NULL;
392 card->qdio.no_in_queues = 1;
393 }
394 QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
395 rc = 0;
396out:
397 return rc;
398free_cq_out:
399 qeth_free_qdio_queue(card->qdio.c_q);
400 card->qdio.c_q = NULL;
401kmsg_out:
402 dev_err(&card->gdev->dev, "Failed to create completion queue\n");
403 goto out;
404}
405
406static void qeth_free_cq(struct qeth_card *card)
407{
408 if (card->qdio.c_q) {
409 --card->qdio.no_in_queues;
410 qeth_free_qdio_queue(card->qdio.c_q);
411 card->qdio.c_q = NULL;
412 }
413 kfree(card->qdio.out_bufstates);
414 card->qdio.out_bufstates = NULL;
415}
416
417static enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
418 int delayed)
419{
420 enum iucv_tx_notify n;
421
422 switch (sbalf15) {
423 case 0:
424 n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
425 break;
426 case 4:
427 case 16:
428 case 17:
429 case 18:
430 n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
431 TX_NOTIFY_UNREACHABLE;
432 break;
433 default:
434 n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
435 TX_NOTIFY_GENERALERROR;
436 break;
437 }
438
439 return n;
440}
441
442static void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q, int bidx,
443 int forced_cleanup)
444{
445 if (q->card->options.cq != QETH_CQ_ENABLED)
446 return;
447
448 if (q->bufs[bidx]->next_pending != NULL) {
449 struct qeth_qdio_out_buffer *head = q->bufs[bidx];
450 struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
451
452 while (c) {
453 if (forced_cleanup ||
454 atomic_read(&c->state) ==
455 QETH_QDIO_BUF_HANDLED_DELAYED) {
456 struct qeth_qdio_out_buffer *f = c;
457 QETH_CARD_TEXT(f->q->card, 5, "fp");
458 QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
459
460
461
462 qeth_release_skbs(c);
463
464 c = f->next_pending;
465 WARN_ON_ONCE(head->next_pending != f);
466 head->next_pending = c;
467 kmem_cache_free(qeth_qdio_outbuf_cache, f);
468 } else {
469 head = c;
470 c = c->next_pending;
471 }
472
473 }
474 }
475 if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
476 QETH_QDIO_BUF_HANDLED_DELAYED)) {
477
478 q->bufs[bidx]->aob = q->bufstates[bidx].aob;
479 qeth_init_qdio_out_buf(q, bidx);
480 QETH_CARD_TEXT(q->card, 2, "clprecov");
481 }
482}
483
484
485static void qeth_qdio_handle_aob(struct qeth_card *card,
486 unsigned long phys_aob_addr)
487{
488 struct qaob *aob;
489 struct qeth_qdio_out_buffer *buffer;
490 enum iucv_tx_notify notification;
491
492 aob = (struct qaob *) phys_to_virt(phys_aob_addr);
493 QETH_CARD_TEXT(card, 5, "haob");
494 QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
495 buffer = (struct qeth_qdio_out_buffer *) aob->user1;
496 QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
497
498 if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
499 QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
500 notification = TX_NOTIFY_OK;
501 } else {
502 WARN_ON_ONCE(atomic_read(&buffer->state) !=
503 QETH_QDIO_BUF_PENDING);
504 atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
505 notification = TX_NOTIFY_DELAYED_OK;
506 }
507
508 if (aob->aorc != 0) {
509 QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
510 notification = qeth_compute_cq_notification(aob->aorc, 1);
511 }
512 qeth_notify_skbs(buffer->q, buffer, notification);
513
514 buffer->aob = NULL;
515 qeth_clear_output_buffer(buffer->q, buffer,
516 QETH_QDIO_BUF_HANDLED_DELAYED);
517
518
519 qdio_release_aob(aob);
520}
521
522static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
523{
524 return card->options.cq == QETH_CQ_ENABLED &&
525 card->qdio.c_q != NULL &&
526 queue != 0 &&
527 queue == card->qdio.no_in_queues - 1;
528}
529
530static int __qeth_issue_next_read(struct qeth_card *card)
531{
532 int rc;
533 struct qeth_cmd_buffer *iob;
534
535 QETH_CARD_TEXT(card, 5, "issnxrd");
536 if (card->read.state != CH_STATE_UP)
537 return -EIO;
538 iob = qeth_get_buffer(&card->read);
539 if (!iob) {
540 dev_warn(&card->gdev->dev, "The qeth device driver "
541 "failed to recover an error on the device\n");
542 QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
543 "available\n", dev_name(&card->gdev->dev));
544 return -ENOMEM;
545 }
546 qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
547 QETH_CARD_TEXT(card, 6, "noirqpnd");
548 rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
549 (addr_t) iob, 0, 0);
550 if (rc) {
551 QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
552 "rc=%i\n", dev_name(&card->gdev->dev), rc);
553 atomic_set(&card->read.irq_pending, 0);
554 card->read_or_write_problem = 1;
555 qeth_schedule_recovery(card);
556 wake_up(&card->wait_q);
557 }
558 return rc;
559}
560
561static int qeth_issue_next_read(struct qeth_card *card)
562{
563 int ret;
564
565 spin_lock_irq(get_ccwdev_lock(CARD_RDEV(card)));
566 ret = __qeth_issue_next_read(card);
567 spin_unlock_irq(get_ccwdev_lock(CARD_RDEV(card)));
568
569 return ret;
570}
571
572static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
573{
574 struct qeth_reply *reply;
575
576 reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
577 if (reply) {
578 refcount_set(&reply->refcnt, 1);
579 atomic_set(&reply->received, 0);
580 reply->card = card;
581 }
582 return reply;
583}
584
585static void qeth_get_reply(struct qeth_reply *reply)
586{
587 refcount_inc(&reply->refcnt);
588}
589
590static void qeth_put_reply(struct qeth_reply *reply)
591{
592 if (refcount_dec_and_test(&reply->refcnt))
593 kfree(reply);
594}
595
596static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
597 struct qeth_card *card)
598{
599 char *ipa_name;
600 int com = cmd->hdr.command;
601 ipa_name = qeth_get_ipa_cmd_name(com);
602 if (rc)
603 QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
604 "x%X \"%s\"\n",
605 ipa_name, com, dev_name(&card->gdev->dev),
606 QETH_CARD_IFNAME(card), rc,
607 qeth_get_ipa_msg(rc));
608 else
609 QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
610 ipa_name, com, dev_name(&card->gdev->dev),
611 QETH_CARD_IFNAME(card));
612}
613
614static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
615 struct qeth_cmd_buffer *iob)
616{
617 struct qeth_ipa_cmd *cmd = NULL;
618
619 QETH_CARD_TEXT(card, 5, "chkipad");
620 if (IS_IPA(iob->data)) {
621 cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
622 if (IS_IPA_REPLY(cmd)) {
623 if (cmd->hdr.command != IPA_CMD_SETCCID &&
624 cmd->hdr.command != IPA_CMD_DELCCID &&
625 cmd->hdr.command != IPA_CMD_MODCCID &&
626 cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
627 qeth_issue_ipa_msg(cmd,
628 cmd->hdr.return_code, card);
629 return cmd;
630 } else {
631 switch (cmd->hdr.command) {
632 case IPA_CMD_STOPLAN:
633 if (cmd->hdr.return_code ==
634 IPA_RC_VEPA_TO_VEB_TRANSITION) {
635 dev_err(&card->gdev->dev,
636 "Interface %s is down because the "
637 "adjacent port is no longer in "
638 "reflective relay mode\n",
639 QETH_CARD_IFNAME(card));
640 qeth_close_dev(card);
641 } else {
642 dev_warn(&card->gdev->dev,
643 "The link for interface %s on CHPID"
644 " 0x%X failed\n",
645 QETH_CARD_IFNAME(card),
646 card->info.chpid);
647 qeth_issue_ipa_msg(cmd,
648 cmd->hdr.return_code, card);
649 }
650 card->lan_online = 0;
651 if (card->dev && netif_carrier_ok(card->dev))
652 netif_carrier_off(card->dev);
653 return NULL;
654 case IPA_CMD_STARTLAN:
655 dev_info(&card->gdev->dev,
656 "The link for %s on CHPID 0x%X has"
657 " been restored\n",
658 QETH_CARD_IFNAME(card),
659 card->info.chpid);
660 netif_carrier_on(card->dev);
661 card->lan_online = 1;
662 if (card->info.hwtrap)
663 card->info.hwtrap = 2;
664 qeth_schedule_recovery(card);
665 return NULL;
666 case IPA_CMD_SETBRIDGEPORT_IQD:
667 case IPA_CMD_SETBRIDGEPORT_OSA:
668 case IPA_CMD_ADDRESS_CHANGE_NOTIF:
669 if (card->discipline->control_event_handler
670 (card, cmd))
671 return cmd;
672 else
673 return NULL;
674 case IPA_CMD_MODCCID:
675 return cmd;
676 case IPA_CMD_REGISTER_LOCAL_ADDR:
677 QETH_CARD_TEXT(card, 3, "irla");
678 break;
679 case IPA_CMD_UNREGISTER_LOCAL_ADDR:
680 QETH_CARD_TEXT(card, 3, "urla");
681 break;
682 default:
683 QETH_DBF_MESSAGE(2, "Received data is IPA "
684 "but not a reply!\n");
685 break;
686 }
687 }
688 }
689 return cmd;
690}
691
692void qeth_clear_ipacmd_list(struct qeth_card *card)
693{
694 struct qeth_reply *reply, *r;
695 unsigned long flags;
696
697 QETH_CARD_TEXT(card, 4, "clipalst");
698
699 spin_lock_irqsave(&card->lock, flags);
700 list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
701 qeth_get_reply(reply);
702 reply->rc = -EIO;
703 atomic_inc(&reply->received);
704 list_del_init(&reply->list);
705 wake_up(&reply->wait_q);
706 qeth_put_reply(reply);
707 }
708 spin_unlock_irqrestore(&card->lock, flags);
709}
710EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
711
712static int qeth_check_idx_response(struct qeth_card *card,
713 unsigned char *buffer)
714{
715 if (!buffer)
716 return 0;
717
718 QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
719 if ((buffer[2] & 0xc0) == 0xc0) {
720 QETH_DBF_MESSAGE(2, "received an IDX TERMINATE with cause code %#02x\n",
721 buffer[4]);
722 QETH_CARD_TEXT(card, 2, "ckidxres");
723 QETH_CARD_TEXT(card, 2, " idxterm");
724 QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
725 if (buffer[4] == 0xf6) {
726 dev_err(&card->gdev->dev,
727 "The qeth device is not configured "
728 "for the OSI layer required by z/VM\n");
729 return -EPERM;
730 }
731 return -EIO;
732 }
733 return 0;
734}
735
736static struct qeth_card *CARD_FROM_CDEV(struct ccw_device *cdev)
737{
738 struct qeth_card *card = dev_get_drvdata(&((struct ccwgroup_device *)
739 dev_get_drvdata(&cdev->dev))->dev);
740 return card;
741}
742
743static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
744 __u32 len)
745{
746 struct qeth_card *card;
747
748 card = CARD_FROM_CDEV(channel->ccwdev);
749 QETH_CARD_TEXT(card, 4, "setupccw");
750 if (channel == &card->read)
751 memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
752 else
753 memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
754 channel->ccw.count = len;
755 channel->ccw.cda = (__u32) __pa(iob);
756}
757
758static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
759{
760 __u8 index;
761
762 QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
763 index = channel->io_buf_no;
764 do {
765 if (channel->iob[index].state == BUF_STATE_FREE) {
766 channel->iob[index].state = BUF_STATE_LOCKED;
767 channel->io_buf_no = (channel->io_buf_no + 1) %
768 QETH_CMD_BUFFER_NO;
769 memset(channel->iob[index].data, 0, QETH_BUFSIZE);
770 return channel->iob + index;
771 }
772 index = (index + 1) % QETH_CMD_BUFFER_NO;
773 } while (index != channel->io_buf_no);
774
775 return NULL;
776}
777
778void qeth_release_buffer(struct qeth_channel *channel,
779 struct qeth_cmd_buffer *iob)
780{
781 unsigned long flags;
782
783 QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
784 spin_lock_irqsave(&channel->iob_lock, flags);
785 memset(iob->data, 0, QETH_BUFSIZE);
786 iob->state = BUF_STATE_FREE;
787 iob->callback = qeth_send_control_data_cb;
788 iob->rc = 0;
789 spin_unlock_irqrestore(&channel->iob_lock, flags);
790 wake_up(&channel->wait_q);
791}
792EXPORT_SYMBOL_GPL(qeth_release_buffer);
793
794static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
795{
796 struct qeth_cmd_buffer *buffer = NULL;
797 unsigned long flags;
798
799 spin_lock_irqsave(&channel->iob_lock, flags);
800 buffer = __qeth_get_buffer(channel);
801 spin_unlock_irqrestore(&channel->iob_lock, flags);
802 return buffer;
803}
804
805struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
806{
807 struct qeth_cmd_buffer *buffer;
808 wait_event(channel->wait_q,
809 ((buffer = qeth_get_buffer(channel)) != NULL));
810 return buffer;
811}
812EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
813
814void qeth_clear_cmd_buffers(struct qeth_channel *channel)
815{
816 int cnt;
817
818 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
819 qeth_release_buffer(channel, &channel->iob[cnt]);
820 channel->io_buf_no = 0;
821}
822EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
823
824static void qeth_send_control_data_cb(struct qeth_channel *channel,
825 struct qeth_cmd_buffer *iob)
826{
827 struct qeth_card *card;
828 struct qeth_reply *reply, *r;
829 struct qeth_ipa_cmd *cmd;
830 unsigned long flags;
831 int keep_reply;
832 int rc = 0;
833
834 card = CARD_FROM_CDEV(channel->ccwdev);
835 QETH_CARD_TEXT(card, 4, "sndctlcb");
836 rc = qeth_check_idx_response(card, iob->data);
837 switch (rc) {
838 case 0:
839 break;
840 case -EIO:
841 qeth_clear_ipacmd_list(card);
842 qeth_schedule_recovery(card);
843
844 default:
845 goto out;
846 }
847
848 cmd = qeth_check_ipa_data(card, iob);
849 if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
850 goto out;
851
852 if (card->info.type == QETH_CARD_TYPE_OSN &&
853 cmd &&
854 cmd->hdr.command != IPA_CMD_STARTLAN &&
855 card->osn_info.assist_cb != NULL) {
856 card->osn_info.assist_cb(card->dev, cmd);
857 goto out;
858 }
859
860 spin_lock_irqsave(&card->lock, flags);
861 list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
862 if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
863 ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
864 qeth_get_reply(reply);
865 list_del_init(&reply->list);
866 spin_unlock_irqrestore(&card->lock, flags);
867 keep_reply = 0;
868 if (reply->callback != NULL) {
869 if (cmd) {
870 reply->offset = (__u16)((char *)cmd -
871 (char *)iob->data);
872 keep_reply = reply->callback(card,
873 reply,
874 (unsigned long)cmd);
875 } else
876 keep_reply = reply->callback(card,
877 reply,
878 (unsigned long)iob);
879 }
880 if (cmd)
881 reply->rc = (u16) cmd->hdr.return_code;
882 else if (iob->rc)
883 reply->rc = iob->rc;
884 if (keep_reply) {
885 spin_lock_irqsave(&card->lock, flags);
886 list_add_tail(&reply->list,
887 &card->cmd_waiter_list);
888 spin_unlock_irqrestore(&card->lock, flags);
889 } else {
890 atomic_inc(&reply->received);
891 wake_up(&reply->wait_q);
892 }
893 qeth_put_reply(reply);
894 goto out;
895 }
896 }
897 spin_unlock_irqrestore(&card->lock, flags);
898out:
899 memcpy(&card->seqno.pdu_hdr_ack,
900 QETH_PDU_HEADER_SEQ_NO(iob->data),
901 QETH_SEQ_NO_LENGTH);
902 qeth_release_buffer(channel, iob);
903}
904
905static int qeth_setup_channel(struct qeth_channel *channel)
906{
907 int cnt;
908
909 QETH_DBF_TEXT(SETUP, 2, "setupch");
910 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
911 channel->iob[cnt].data =
912 kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
913 if (channel->iob[cnt].data == NULL)
914 break;
915 channel->iob[cnt].state = BUF_STATE_FREE;
916 channel->iob[cnt].channel = channel;
917 channel->iob[cnt].callback = qeth_send_control_data_cb;
918 channel->iob[cnt].rc = 0;
919 }
920 if (cnt < QETH_CMD_BUFFER_NO) {
921 while (cnt-- > 0)
922 kfree(channel->iob[cnt].data);
923 return -ENOMEM;
924 }
925 channel->io_buf_no = 0;
926 atomic_set(&channel->irq_pending, 0);
927 spin_lock_init(&channel->iob_lock);
928
929 init_waitqueue_head(&channel->wait_q);
930 return 0;
931}
932
933static int qeth_set_thread_start_bit(struct qeth_card *card,
934 unsigned long thread)
935{
936 unsigned long flags;
937
938 spin_lock_irqsave(&card->thread_mask_lock, flags);
939 if (!(card->thread_allowed_mask & thread) ||
940 (card->thread_start_mask & thread)) {
941 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
942 return -EPERM;
943 }
944 card->thread_start_mask |= thread;
945 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
946 return 0;
947}
948
949void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
950{
951 unsigned long flags;
952
953 spin_lock_irqsave(&card->thread_mask_lock, flags);
954 card->thread_start_mask &= ~thread;
955 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
956 wake_up(&card->wait_q);
957}
958EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
959
960void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
961{
962 unsigned long flags;
963
964 spin_lock_irqsave(&card->thread_mask_lock, flags);
965 card->thread_running_mask &= ~thread;
966 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
967 wake_up_all(&card->wait_q);
968}
969EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
970
971static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
972{
973 unsigned long flags;
974 int rc = 0;
975
976 spin_lock_irqsave(&card->thread_mask_lock, flags);
977 if (card->thread_start_mask & thread) {
978 if ((card->thread_allowed_mask & thread) &&
979 !(card->thread_running_mask & thread)) {
980 rc = 1;
981 card->thread_start_mask &= ~thread;
982 card->thread_running_mask |= thread;
983 } else
984 rc = -EPERM;
985 }
986 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
987 return rc;
988}
989
990int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
991{
992 int rc = 0;
993
994 wait_event(card->wait_q,
995 (rc = __qeth_do_run_thread(card, thread)) >= 0);
996 return rc;
997}
998EXPORT_SYMBOL_GPL(qeth_do_run_thread);
999
1000void qeth_schedule_recovery(struct qeth_card *card)
1001{
1002 QETH_CARD_TEXT(card, 2, "startrec");
1003 if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
1004 schedule_work(&card->kernel_thread_starter);
1005}
1006EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
1007
1008static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
1009{
1010 int dstat, cstat;
1011 char *sense;
1012 struct qeth_card *card;
1013
1014 sense = (char *) irb->ecw;
1015 cstat = irb->scsw.cmd.cstat;
1016 dstat = irb->scsw.cmd.dstat;
1017 card = CARD_FROM_CDEV(cdev);
1018
1019 if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
1020 SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
1021 SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
1022 QETH_CARD_TEXT(card, 2, "CGENCHK");
1023 dev_warn(&cdev->dev, "The qeth device driver "
1024 "failed to recover an error on the device\n");
1025 QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
1026 dev_name(&cdev->dev), dstat, cstat);
1027 print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
1028 16, 1, irb, 64, 1);
1029 return 1;
1030 }
1031
1032 if (dstat & DEV_STAT_UNIT_CHECK) {
1033 if (sense[SENSE_RESETTING_EVENT_BYTE] &
1034 SENSE_RESETTING_EVENT_FLAG) {
1035 QETH_CARD_TEXT(card, 2, "REVIND");
1036 return 1;
1037 }
1038 if (sense[SENSE_COMMAND_REJECT_BYTE] &
1039 SENSE_COMMAND_REJECT_FLAG) {
1040 QETH_CARD_TEXT(card, 2, "CMDREJi");
1041 return 1;
1042 }
1043 if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
1044 QETH_CARD_TEXT(card, 2, "AFFE");
1045 return 1;
1046 }
1047 if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
1048 QETH_CARD_TEXT(card, 2, "ZEROSEN");
1049 return 0;
1050 }
1051 QETH_CARD_TEXT(card, 2, "DGENCHK");
1052 return 1;
1053 }
1054 return 0;
1055}
1056
1057static long __qeth_check_irb_error(struct ccw_device *cdev,
1058 unsigned long intparm, struct irb *irb)
1059{
1060 struct qeth_card *card;
1061
1062 card = CARD_FROM_CDEV(cdev);
1063
1064 if (!card || !IS_ERR(irb))
1065 return 0;
1066
1067 switch (PTR_ERR(irb)) {
1068 case -EIO:
1069 QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
1070 dev_name(&cdev->dev));
1071 QETH_CARD_TEXT(card, 2, "ckirberr");
1072 QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
1073 break;
1074 case -ETIMEDOUT:
1075 dev_warn(&cdev->dev, "A hardware operation timed out"
1076 " on the device\n");
1077 QETH_CARD_TEXT(card, 2, "ckirberr");
1078 QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
1079 if (intparm == QETH_RCD_PARM) {
1080 if (card->data.ccwdev == cdev) {
1081 card->data.state = CH_STATE_DOWN;
1082 wake_up(&card->wait_q);
1083 }
1084 }
1085 break;
1086 default:
1087 QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
1088 dev_name(&cdev->dev), PTR_ERR(irb));
1089 QETH_CARD_TEXT(card, 2, "ckirberr");
1090 QETH_CARD_TEXT(card, 2, " rc???");
1091 }
1092 return PTR_ERR(irb);
1093}
1094
1095static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
1096 struct irb *irb)
1097{
1098 int rc;
1099 int cstat, dstat;
1100 struct qeth_cmd_buffer *iob = NULL;
1101 struct qeth_channel *channel;
1102 struct qeth_card *card;
1103
1104 card = CARD_FROM_CDEV(cdev);
1105 if (!card)
1106 return;
1107
1108 QETH_CARD_TEXT(card, 5, "irq");
1109
1110 if (card->read.ccwdev == cdev) {
1111 channel = &card->read;
1112 QETH_CARD_TEXT(card, 5, "read");
1113 } else if (card->write.ccwdev == cdev) {
1114 channel = &card->write;
1115 QETH_CARD_TEXT(card, 5, "write");
1116 } else {
1117 channel = &card->data;
1118 QETH_CARD_TEXT(card, 5, "data");
1119 }
1120
1121 if (qeth_intparm_is_iob(intparm))
1122 iob = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
1123
1124 if (__qeth_check_irb_error(cdev, intparm, irb)) {
1125
1126 if (iob)
1127 qeth_release_buffer(iob->channel, iob);
1128 atomic_set(&channel->irq_pending, 0);
1129 wake_up(&card->wait_q);
1130 return;
1131 }
1132
1133 atomic_set(&channel->irq_pending, 0);
1134
1135 if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
1136 channel->state = CH_STATE_STOPPED;
1137
1138 if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
1139 channel->state = CH_STATE_HALTED;
1140
1141
1142 if ((channel == &card->data) && (intparm != 0) &&
1143 (intparm != QETH_RCD_PARM))
1144 goto out;
1145
1146 if (intparm == QETH_CLEAR_CHANNEL_PARM) {
1147 QETH_CARD_TEXT(card, 6, "clrchpar");
1148
1149 intparm = 0;
1150 }
1151 if (intparm == QETH_HALT_CHANNEL_PARM) {
1152 QETH_CARD_TEXT(card, 6, "hltchpar");
1153
1154 intparm = 0;
1155 }
1156
1157 cstat = irb->scsw.cmd.cstat;
1158 dstat = irb->scsw.cmd.dstat;
1159
1160 if ((dstat & DEV_STAT_UNIT_EXCEP) ||
1161 (dstat & DEV_STAT_UNIT_CHECK) ||
1162 (cstat)) {
1163 if (irb->esw.esw0.erw.cons) {
1164 dev_warn(&channel->ccwdev->dev,
1165 "The qeth device driver failed to recover "
1166 "an error on the device\n");
1167 QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
1168 "0x%X dstat 0x%X\n",
1169 dev_name(&channel->ccwdev->dev), cstat, dstat);
1170 print_hex_dump(KERN_WARNING, "qeth: irb ",
1171 DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
1172 print_hex_dump(KERN_WARNING, "qeth: sense data ",
1173 DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
1174 }
1175 if (intparm == QETH_RCD_PARM) {
1176 channel->state = CH_STATE_DOWN;
1177 goto out;
1178 }
1179 rc = qeth_get_problem(cdev, irb);
1180 if (rc) {
1181 card->read_or_write_problem = 1;
1182 qeth_clear_ipacmd_list(card);
1183 qeth_schedule_recovery(card);
1184 goto out;
1185 }
1186 }
1187
1188 if (intparm == QETH_RCD_PARM) {
1189 channel->state = CH_STATE_RCD_DONE;
1190 goto out;
1191 }
1192 if (channel == &card->data)
1193 return;
1194 if (channel == &card->read &&
1195 channel->state == CH_STATE_UP)
1196 __qeth_issue_next_read(card);
1197
1198 if (iob && iob->callback)
1199 iob->callback(iob->channel, iob);
1200
1201out:
1202 wake_up(&card->wait_q);
1203 return;
1204}
1205
1206static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
1207 struct qeth_qdio_out_buffer *buf,
1208 enum iucv_tx_notify notification)
1209{
1210 struct sk_buff *skb;
1211
1212 if (skb_queue_empty(&buf->skb_list))
1213 goto out;
1214 skb = skb_peek(&buf->skb_list);
1215 while (skb) {
1216 QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
1217 QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
1218 if (be16_to_cpu(skb->protocol) == ETH_P_AF_IUCV) {
1219 if (skb->sk) {
1220 struct iucv_sock *iucv = iucv_sk(skb->sk);
1221 iucv->sk_txnotify(skb, notification);
1222 }
1223 }
1224 if (skb_queue_is_last(&buf->skb_list, skb))
1225 skb = NULL;
1226 else
1227 skb = skb_queue_next(&buf->skb_list, skb);
1228 }
1229out:
1230 return;
1231}
1232
1233static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
1234{
1235 struct sk_buff *skb;
1236 struct iucv_sock *iucv;
1237 int notify_general_error = 0;
1238
1239 if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
1240 notify_general_error = 1;
1241
1242
1243 WARN_ON_ONCE(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
1244
1245 skb = skb_dequeue(&buf->skb_list);
1246 while (skb) {
1247 QETH_CARD_TEXT(buf->q->card, 5, "skbr");
1248 QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
1249 if (notify_general_error &&
1250 be16_to_cpu(skb->protocol) == ETH_P_AF_IUCV) {
1251 if (skb->sk) {
1252 iucv = iucv_sk(skb->sk);
1253 iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
1254 }
1255 }
1256 refcount_dec(&skb->users);
1257 dev_kfree_skb_any(skb);
1258 skb = skb_dequeue(&buf->skb_list);
1259 }
1260}
1261
1262static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
1263 struct qeth_qdio_out_buffer *buf,
1264 enum qeth_qdio_buffer_states newbufstate)
1265{
1266 int i;
1267
1268
1269 if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
1270 atomic_dec(&queue->set_pci_flags_count);
1271
1272 if (newbufstate == QETH_QDIO_BUF_EMPTY) {
1273 qeth_release_skbs(buf);
1274 }
1275 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
1276 if (buf->buffer->element[i].addr && buf->is_header[i])
1277 kmem_cache_free(qeth_core_header_cache,
1278 buf->buffer->element[i].addr);
1279 buf->is_header[i] = 0;
1280 buf->buffer->element[i].length = 0;
1281 buf->buffer->element[i].addr = NULL;
1282 buf->buffer->element[i].eflags = 0;
1283 buf->buffer->element[i].sflags = 0;
1284 }
1285 buf->buffer->element[15].eflags = 0;
1286 buf->buffer->element[15].sflags = 0;
1287 buf->next_element_to_fill = 0;
1288 atomic_set(&buf->state, newbufstate);
1289}
1290
1291static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
1292{
1293 int j;
1294
1295 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
1296 if (!q->bufs[j])
1297 continue;
1298 qeth_cleanup_handled_pending(q, j, 1);
1299 qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
1300 if (free) {
1301 kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
1302 q->bufs[j] = NULL;
1303 }
1304 }
1305}
1306
1307void qeth_clear_qdio_buffers(struct qeth_card *card)
1308{
1309 int i;
1310
1311 QETH_CARD_TEXT(card, 2, "clearqdbf");
1312
1313 for (i = 0; i < card->qdio.no_out_queues; ++i) {
1314 if (card->qdio.out_qs[i]) {
1315 qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
1316 }
1317 }
1318}
1319EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
1320
1321static void qeth_free_buffer_pool(struct qeth_card *card)
1322{
1323 struct qeth_buffer_pool_entry *pool_entry, *tmp;
1324 int i = 0;
1325 list_for_each_entry_safe(pool_entry, tmp,
1326 &card->qdio.init_pool.entry_list, init_list){
1327 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
1328 free_page((unsigned long)pool_entry->elements[i]);
1329 list_del(&pool_entry->init_list);
1330 kfree(pool_entry);
1331 }
1332}
1333
1334static void qeth_clean_channel(struct qeth_channel *channel)
1335{
1336 int cnt;
1337
1338 QETH_DBF_TEXT(SETUP, 2, "freech");
1339 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
1340 kfree(channel->iob[cnt].data);
1341}
1342
1343static void qeth_set_single_write_queues(struct qeth_card *card)
1344{
1345 if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
1346 (card->qdio.no_out_queues == 4))
1347 qeth_free_qdio_buffers(card);
1348
1349 card->qdio.no_out_queues = 1;
1350 if (card->qdio.default_out_queue != 0)
1351 dev_info(&card->gdev->dev, "Priority Queueing not supported\n");
1352
1353 card->qdio.default_out_queue = 0;
1354}
1355
1356static void qeth_set_multiple_write_queues(struct qeth_card *card)
1357{
1358 if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
1359 (card->qdio.no_out_queues == 1)) {
1360 qeth_free_qdio_buffers(card);
1361 card->qdio.default_out_queue = 2;
1362 }
1363 card->qdio.no_out_queues = 4;
1364}
1365
1366static void qeth_update_from_chp_desc(struct qeth_card *card)
1367{
1368 struct ccw_device *ccwdev;
1369 struct channel_path_desc_fmt0 *chp_dsc;
1370
1371 QETH_DBF_TEXT(SETUP, 2, "chp_desc");
1372
1373 ccwdev = card->data.ccwdev;
1374 chp_dsc = ccw_device_get_chp_desc(ccwdev, 0);
1375 if (!chp_dsc)
1376 goto out;
1377
1378 card->info.func_level = 0x4100 + chp_dsc->desc;
1379 if (card->info.type == QETH_CARD_TYPE_IQD)
1380 goto out;
1381
1382
1383 if ((chp_dsc->chpp & 0x02) == 0x02)
1384 qeth_set_single_write_queues(card);
1385 else
1386 qeth_set_multiple_write_queues(card);
1387out:
1388 kfree(chp_dsc);
1389 QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
1390 QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
1391}
1392
1393static void qeth_init_qdio_info(struct qeth_card *card)
1394{
1395 QETH_DBF_TEXT(SETUP, 4, "intqdinf");
1396 atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
1397
1398 card->qdio.no_in_queues = 1;
1399 card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
1400 if (card->info.type == QETH_CARD_TYPE_IQD)
1401 card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
1402 else
1403 card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
1404 card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
1405 INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
1406 INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
1407}
1408
1409static void qeth_set_intial_options(struct qeth_card *card)
1410{
1411 card->options.route4.type = NO_ROUTER;
1412 card->options.route6.type = NO_ROUTER;
1413 card->options.fake_broadcast = 0;
1414 card->options.performance_stats = 0;
1415 card->options.rx_sg_cb = QETH_RX_SG_CB;
1416 card->options.isolation = ISOLATION_MODE_NONE;
1417 card->options.cq = QETH_CQ_DISABLED;
1418}
1419
1420static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
1421{
1422 unsigned long flags;
1423 int rc = 0;
1424
1425 spin_lock_irqsave(&card->thread_mask_lock, flags);
1426 QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
1427 (u8) card->thread_start_mask,
1428 (u8) card->thread_allowed_mask,
1429 (u8) card->thread_running_mask);
1430 rc = (card->thread_start_mask & thread);
1431 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
1432 return rc;
1433}
1434
1435static void qeth_start_kernel_thread(struct work_struct *work)
1436{
1437 struct task_struct *ts;
1438 struct qeth_card *card = container_of(work, struct qeth_card,
1439 kernel_thread_starter);
1440 QETH_CARD_TEXT(card , 2, "strthrd");
1441
1442 if (card->read.state != CH_STATE_UP &&
1443 card->write.state != CH_STATE_UP)
1444 return;
1445 if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
1446 ts = kthread_run(card->discipline->recover, (void *)card,
1447 "qeth_recover");
1448 if (IS_ERR(ts)) {
1449 qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
1450 qeth_clear_thread_running_bit(card,
1451 QETH_RECOVER_THREAD);
1452 }
1453 }
1454}
1455
1456static void qeth_buffer_reclaim_work(struct work_struct *);
1457static int qeth_setup_card(struct qeth_card *card)
1458{
1459
1460 QETH_DBF_TEXT(SETUP, 2, "setupcrd");
1461 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
1462
1463 card->read.state = CH_STATE_DOWN;
1464 card->write.state = CH_STATE_DOWN;
1465 card->data.state = CH_STATE_DOWN;
1466 card->state = CARD_STATE_DOWN;
1467 card->lan_online = 0;
1468 card->read_or_write_problem = 0;
1469 card->dev = NULL;
1470 spin_lock_init(&card->vlanlock);
1471 spin_lock_init(&card->mclock);
1472 spin_lock_init(&card->lock);
1473 spin_lock_init(&card->ip_lock);
1474 spin_lock_init(&card->thread_mask_lock);
1475 mutex_init(&card->conf_mutex);
1476 mutex_init(&card->discipline_mutex);
1477 card->thread_start_mask = 0;
1478 card->thread_allowed_mask = 0;
1479 card->thread_running_mask = 0;
1480 INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
1481 INIT_LIST_HEAD(&card->cmd_waiter_list);
1482 init_waitqueue_head(&card->wait_q);
1483
1484 qeth_set_intial_options(card);
1485
1486 INIT_LIST_HEAD(&card->ipato.entries);
1487 card->ipato.enabled = false;
1488 card->ipato.invert4 = false;
1489 card->ipato.invert6 = false;
1490
1491 qeth_init_qdio_info(card);
1492 INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
1493 INIT_WORK(&card->close_dev_work, qeth_close_dev_handler);
1494 return 0;
1495}
1496
1497static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
1498{
1499 struct qeth_card *card = container_of(slr, struct qeth_card,
1500 qeth_service_level);
1501 if (card->info.mcl_level[0])
1502 seq_printf(m, "qeth: %s firmware level %s\n",
1503 CARD_BUS_ID(card), card->info.mcl_level);
1504}
1505
1506static struct qeth_card *qeth_alloc_card(void)
1507{
1508 struct qeth_card *card;
1509
1510 QETH_DBF_TEXT(SETUP, 2, "alloccrd");
1511 card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
1512 if (!card)
1513 goto out;
1514 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
1515 if (qeth_setup_channel(&card->read))
1516 goto out_ip;
1517 if (qeth_setup_channel(&card->write))
1518 goto out_channel;
1519 card->options.layer2 = -1;
1520 card->qeth_service_level.seq_print = qeth_core_sl_print;
1521 register_service_level(&card->qeth_service_level);
1522 return card;
1523
1524out_channel:
1525 qeth_clean_channel(&card->read);
1526out_ip:
1527 kfree(card);
1528out:
1529 return NULL;
1530}
1531
1532static void qeth_determine_card_type(struct qeth_card *card)
1533{
1534 QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
1535
1536 card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
1537 card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
1538 card->info.type = CARD_RDEV(card)->id.driver_info;
1539 card->qdio.no_out_queues = QETH_MAX_QUEUES;
1540 if (card->info.type == QETH_CARD_TYPE_IQD)
1541 card->info.is_multicast_different = 0x0103;
1542 qeth_update_from_chp_desc(card);
1543}
1544
1545static int qeth_clear_channel(struct qeth_channel *channel)
1546{
1547 unsigned long flags;
1548 struct qeth_card *card;
1549 int rc;
1550
1551 card = CARD_FROM_CDEV(channel->ccwdev);
1552 QETH_CARD_TEXT(card, 3, "clearch");
1553 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1554 rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
1555 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1556
1557 if (rc)
1558 return rc;
1559 rc = wait_event_interruptible_timeout(card->wait_q,
1560 channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
1561 if (rc == -ERESTARTSYS)
1562 return rc;
1563 if (channel->state != CH_STATE_STOPPED)
1564 return -ETIME;
1565 channel->state = CH_STATE_DOWN;
1566 return 0;
1567}
1568
1569static int qeth_halt_channel(struct qeth_channel *channel)
1570{
1571 unsigned long flags;
1572 struct qeth_card *card;
1573 int rc;
1574
1575 card = CARD_FROM_CDEV(channel->ccwdev);
1576 QETH_CARD_TEXT(card, 3, "haltch");
1577 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1578 rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
1579 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1580
1581 if (rc)
1582 return rc;
1583 rc = wait_event_interruptible_timeout(card->wait_q,
1584 channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
1585 if (rc == -ERESTARTSYS)
1586 return rc;
1587 if (channel->state != CH_STATE_HALTED)
1588 return -ETIME;
1589 return 0;
1590}
1591
1592static int qeth_halt_channels(struct qeth_card *card)
1593{
1594 int rc1 = 0, rc2 = 0, rc3 = 0;
1595
1596 QETH_CARD_TEXT(card, 3, "haltchs");
1597 rc1 = qeth_halt_channel(&card->read);
1598 rc2 = qeth_halt_channel(&card->write);
1599 rc3 = qeth_halt_channel(&card->data);
1600 if (rc1)
1601 return rc1;
1602 if (rc2)
1603 return rc2;
1604 return rc3;
1605}
1606
1607static int qeth_clear_channels(struct qeth_card *card)
1608{
1609 int rc1 = 0, rc2 = 0, rc3 = 0;
1610
1611 QETH_CARD_TEXT(card, 3, "clearchs");
1612 rc1 = qeth_clear_channel(&card->read);
1613 rc2 = qeth_clear_channel(&card->write);
1614 rc3 = qeth_clear_channel(&card->data);
1615 if (rc1)
1616 return rc1;
1617 if (rc2)
1618 return rc2;
1619 return rc3;
1620}
1621
1622static int qeth_clear_halt_card(struct qeth_card *card, int halt)
1623{
1624 int rc = 0;
1625
1626 QETH_CARD_TEXT(card, 3, "clhacrd");
1627
1628 if (halt)
1629 rc = qeth_halt_channels(card);
1630 if (rc)
1631 return rc;
1632 return qeth_clear_channels(card);
1633}
1634
1635int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
1636{
1637 int rc = 0;
1638
1639 QETH_CARD_TEXT(card, 3, "qdioclr");
1640 switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
1641 QETH_QDIO_CLEANING)) {
1642 case QETH_QDIO_ESTABLISHED:
1643 if (card->info.type == QETH_CARD_TYPE_IQD)
1644 rc = qdio_shutdown(CARD_DDEV(card),
1645 QDIO_FLAG_CLEANUP_USING_HALT);
1646 else
1647 rc = qdio_shutdown(CARD_DDEV(card),
1648 QDIO_FLAG_CLEANUP_USING_CLEAR);
1649 if (rc)
1650 QETH_CARD_TEXT_(card, 3, "1err%d", rc);
1651 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
1652 break;
1653 case QETH_QDIO_CLEANING:
1654 return rc;
1655 default:
1656 break;
1657 }
1658 rc = qeth_clear_halt_card(card, use_halt);
1659 if (rc)
1660 QETH_CARD_TEXT_(card, 3, "2err%d", rc);
1661 card->state = CARD_STATE_DOWN;
1662 return rc;
1663}
1664EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
1665
1666static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
1667 int *length)
1668{
1669 struct ciw *ciw;
1670 char *rcd_buf;
1671 int ret;
1672 struct qeth_channel *channel = &card->data;
1673 unsigned long flags;
1674
1675
1676
1677
1678 ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
1679 if (!ciw || ciw->cmd == 0)
1680 return -EOPNOTSUPP;
1681 rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
1682 if (!rcd_buf)
1683 return -ENOMEM;
1684
1685 channel->ccw.cmd_code = ciw->cmd;
1686 channel->ccw.cda = (__u32) __pa(rcd_buf);
1687 channel->ccw.count = ciw->count;
1688 channel->ccw.flags = CCW_FLAG_SLI;
1689 channel->state = CH_STATE_RCD;
1690 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1691 ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
1692 QETH_RCD_PARM, LPM_ANYPATH, 0,
1693 QETH_RCD_TIMEOUT);
1694 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1695 if (!ret)
1696 wait_event(card->wait_q,
1697 (channel->state == CH_STATE_RCD_DONE ||
1698 channel->state == CH_STATE_DOWN));
1699 if (channel->state == CH_STATE_DOWN)
1700 ret = -EIO;
1701 else
1702 channel->state = CH_STATE_DOWN;
1703 if (ret) {
1704 kfree(rcd_buf);
1705 *buffer = NULL;
1706 *length = 0;
1707 } else {
1708 *length = ciw->count;
1709 *buffer = rcd_buf;
1710 }
1711 return ret;
1712}
1713
1714static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
1715{
1716 QETH_DBF_TEXT(SETUP, 2, "cfgunit");
1717 card->info.chpid = prcd[30];
1718 card->info.unit_addr2 = prcd[31];
1719 card->info.cula = prcd[63];
1720 card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
1721 (prcd[0x11] == _ascebc['M']));
1722}
1723
1724static enum qeth_discipline_id qeth_vm_detect_layer(struct qeth_card *card)
1725{
1726 enum qeth_discipline_id disc = QETH_DISCIPLINE_UNDETERMINED;
1727 struct diag26c_vnic_resp *response = NULL;
1728 struct diag26c_vnic_req *request = NULL;
1729 struct ccw_dev_id id;
1730 char userid[80];
1731 int rc = 0;
1732
1733 QETH_DBF_TEXT(SETUP, 2, "vmlayer");
1734
1735 cpcmd("QUERY USERID", userid, sizeof(userid), &rc);
1736 if (rc)
1737 goto out;
1738
1739 request = kzalloc(sizeof(*request), GFP_KERNEL | GFP_DMA);
1740 response = kzalloc(sizeof(*response), GFP_KERNEL | GFP_DMA);
1741 if (!request || !response) {
1742 rc = -ENOMEM;
1743 goto out;
1744 }
1745
1746 ccw_device_get_id(CARD_RDEV(card), &id);
1747 request->resp_buf_len = sizeof(*response);
1748 request->resp_version = DIAG26C_VERSION6_VM65918;
1749 request->req_format = DIAG26C_VNIC_INFO;
1750 ASCEBC(userid, 8);
1751 memcpy(&request->sys_name, userid, 8);
1752 request->devno = id.devno;
1753
1754 QETH_DBF_HEX(CTRL, 2, request, sizeof(*request));
1755 rc = diag26c(request, response, DIAG26C_PORT_VNIC);
1756 QETH_DBF_HEX(CTRL, 2, request, sizeof(*request));
1757 if (rc)
1758 goto out;
1759 QETH_DBF_HEX(CTRL, 2, response, sizeof(*response));
1760
1761 if (request->resp_buf_len < sizeof(*response) ||
1762 response->version != request->resp_version) {
1763 rc = -EIO;
1764 goto out;
1765 }
1766
1767 if (response->protocol == VNIC_INFO_PROT_L2)
1768 disc = QETH_DISCIPLINE_LAYER2;
1769 else if (response->protocol == VNIC_INFO_PROT_L3)
1770 disc = QETH_DISCIPLINE_LAYER3;
1771
1772out:
1773 kfree(response);
1774 kfree(request);
1775 if (rc)
1776 QETH_DBF_TEXT_(SETUP, 2, "err%x", rc);
1777 return disc;
1778}
1779
1780
1781static enum qeth_discipline_id qeth_enforce_discipline(struct qeth_card *card)
1782{
1783 enum qeth_discipline_id disc = QETH_DISCIPLINE_UNDETERMINED;
1784
1785 if (card->info.type == QETH_CARD_TYPE_OSM ||
1786 card->info.type == QETH_CARD_TYPE_OSN)
1787 disc = QETH_DISCIPLINE_LAYER2;
1788 else if (card->info.guestlan)
1789 disc = (card->info.type == QETH_CARD_TYPE_IQD) ?
1790 QETH_DISCIPLINE_LAYER3 :
1791 qeth_vm_detect_layer(card);
1792
1793 switch (disc) {
1794 case QETH_DISCIPLINE_LAYER2:
1795 QETH_DBF_TEXT(SETUP, 3, "force l2");
1796 break;
1797 case QETH_DISCIPLINE_LAYER3:
1798 QETH_DBF_TEXT(SETUP, 3, "force l3");
1799 break;
1800 default:
1801 QETH_DBF_TEXT(SETUP, 3, "force no");
1802 }
1803
1804 return disc;
1805}
1806
1807static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
1808{
1809 QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
1810
1811 if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
1812 prcd[76] >= 0xF1 && prcd[76] <= 0xF4) {
1813 card->info.blkt.time_total = 0;
1814 card->info.blkt.inter_packet = 0;
1815 card->info.blkt.inter_packet_jumbo = 0;
1816 } else {
1817 card->info.blkt.time_total = 250;
1818 card->info.blkt.inter_packet = 5;
1819 card->info.blkt.inter_packet_jumbo = 15;
1820 }
1821}
1822
1823static void qeth_init_tokens(struct qeth_card *card)
1824{
1825 card->token.issuer_rm_w = 0x00010103UL;
1826 card->token.cm_filter_w = 0x00010108UL;
1827 card->token.cm_connection_w = 0x0001010aUL;
1828 card->token.ulp_filter_w = 0x0001010bUL;
1829 card->token.ulp_connection_w = 0x0001010dUL;
1830}
1831
1832static void qeth_init_func_level(struct qeth_card *card)
1833{
1834 switch (card->info.type) {
1835 case QETH_CARD_TYPE_IQD:
1836 card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
1837 break;
1838 case QETH_CARD_TYPE_OSD:
1839 case QETH_CARD_TYPE_OSN:
1840 card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
1841 break;
1842 default:
1843 break;
1844 }
1845}
1846
1847static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
1848 void (*idx_reply_cb)(struct qeth_channel *,
1849 struct qeth_cmd_buffer *))
1850{
1851 struct qeth_cmd_buffer *iob;
1852 unsigned long flags;
1853 int rc;
1854 struct qeth_card *card;
1855
1856 QETH_DBF_TEXT(SETUP, 2, "idxanswr");
1857 card = CARD_FROM_CDEV(channel->ccwdev);
1858 iob = qeth_get_buffer(channel);
1859 if (!iob)
1860 return -ENOMEM;
1861 iob->callback = idx_reply_cb;
1862 memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
1863 channel->ccw.count = QETH_BUFSIZE;
1864 channel->ccw.cda = (__u32) __pa(iob->data);
1865
1866 wait_event(card->wait_q,
1867 atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
1868 QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
1869 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1870 rc = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
1871 (addr_t) iob, 0, 0, QETH_TIMEOUT);
1872 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1873
1874 if (rc) {
1875 QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
1876 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
1877 atomic_set(&channel->irq_pending, 0);
1878 wake_up(&card->wait_q);
1879 return rc;
1880 }
1881 rc = wait_event_interruptible_timeout(card->wait_q,
1882 channel->state == CH_STATE_UP, QETH_TIMEOUT);
1883 if (rc == -ERESTARTSYS)
1884 return rc;
1885 if (channel->state != CH_STATE_UP) {
1886 rc = -ETIME;
1887 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
1888 } else
1889 rc = 0;
1890 return rc;
1891}
1892
1893static int qeth_idx_activate_channel(struct qeth_channel *channel,
1894 void (*idx_reply_cb)(struct qeth_channel *,
1895 struct qeth_cmd_buffer *))
1896{
1897 struct qeth_card *card;
1898 struct qeth_cmd_buffer *iob;
1899 unsigned long flags;
1900 __u16 temp;
1901 __u8 tmp;
1902 int rc;
1903 struct ccw_dev_id temp_devid;
1904
1905 card = CARD_FROM_CDEV(channel->ccwdev);
1906
1907 QETH_DBF_TEXT(SETUP, 2, "idxactch");
1908
1909 iob = qeth_get_buffer(channel);
1910 if (!iob)
1911 return -ENOMEM;
1912 iob->callback = idx_reply_cb;
1913 memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
1914 channel->ccw.count = IDX_ACTIVATE_SIZE;
1915 channel->ccw.cda = (__u32) __pa(iob->data);
1916 if (channel == &card->write) {
1917 memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
1918 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
1919 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
1920 card->seqno.trans_hdr++;
1921 } else {
1922 memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
1923 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
1924 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
1925 }
1926 tmp = ((__u8)card->info.portno) | 0x80;
1927 memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
1928 memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
1929 &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
1930 memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
1931 &card->info.func_level, sizeof(__u16));
1932 ccw_device_get_id(CARD_DDEV(card), &temp_devid);
1933 memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
1934 temp = (card->info.cula << 8) + card->info.unit_addr2;
1935 memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
1936
1937 wait_event(card->wait_q,
1938 atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
1939 QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
1940 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1941 rc = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
1942 (addr_t) iob, 0, 0, QETH_TIMEOUT);
1943 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1944
1945 if (rc) {
1946 QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
1947 rc);
1948 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
1949 atomic_set(&channel->irq_pending, 0);
1950 wake_up(&card->wait_q);
1951 return rc;
1952 }
1953 rc = wait_event_interruptible_timeout(card->wait_q,
1954 channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
1955 if (rc == -ERESTARTSYS)
1956 return rc;
1957 if (channel->state != CH_STATE_ACTIVATING) {
1958 dev_warn(&channel->ccwdev->dev, "The qeth device driver"
1959 " failed to recover an error on the device\n");
1960 QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
1961 dev_name(&channel->ccwdev->dev));
1962 QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
1963 return -ETIME;
1964 }
1965 return qeth_idx_activate_get_answer(channel, idx_reply_cb);
1966}
1967
1968static int qeth_peer_func_level(int level)
1969{
1970 if ((level & 0xff) == 8)
1971 return (level & 0xff) + 0x400;
1972 if (((level >> 8) & 3) == 1)
1973 return (level & 0xff) + 0x200;
1974 return level;
1975}
1976
1977static void qeth_idx_write_cb(struct qeth_channel *channel,
1978 struct qeth_cmd_buffer *iob)
1979{
1980 struct qeth_card *card;
1981 __u16 temp;
1982
1983 QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
1984
1985 if (channel->state == CH_STATE_DOWN) {
1986 channel->state = CH_STATE_ACTIVATING;
1987 goto out;
1988 }
1989 card = CARD_FROM_CDEV(channel->ccwdev);
1990
1991 if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
1992 if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
1993 dev_err(&card->write.ccwdev->dev,
1994 "The adapter is used exclusively by another "
1995 "host\n");
1996 else
1997 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
1998 " negative reply\n",
1999 dev_name(&card->write.ccwdev->dev));
2000 goto out;
2001 }
2002 memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
2003 if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
2004 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
2005 "function level mismatch (sent: 0x%x, received: "
2006 "0x%x)\n", dev_name(&card->write.ccwdev->dev),
2007 card->info.func_level, temp);
2008 goto out;
2009 }
2010 channel->state = CH_STATE_UP;
2011out:
2012 qeth_release_buffer(channel, iob);
2013}
2014
2015static void qeth_idx_read_cb(struct qeth_channel *channel,
2016 struct qeth_cmd_buffer *iob)
2017{
2018 struct qeth_card *card;
2019 __u16 temp;
2020
2021 QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
2022 if (channel->state == CH_STATE_DOWN) {
2023 channel->state = CH_STATE_ACTIVATING;
2024 goto out;
2025 }
2026
2027 card = CARD_FROM_CDEV(channel->ccwdev);
2028 if (qeth_check_idx_response(card, iob->data))
2029 goto out;
2030
2031 if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
2032 switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
2033 case QETH_IDX_ACT_ERR_EXCL:
2034 dev_err(&card->write.ccwdev->dev,
2035 "The adapter is used exclusively by another "
2036 "host\n");
2037 break;
2038 case QETH_IDX_ACT_ERR_AUTH:
2039 case QETH_IDX_ACT_ERR_AUTH_USER:
2040 dev_err(&card->read.ccwdev->dev,
2041 "Setting the device online failed because of "
2042 "insufficient authorization\n");
2043 break;
2044 default:
2045 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
2046 " negative reply\n",
2047 dev_name(&card->read.ccwdev->dev));
2048 }
2049 QETH_CARD_TEXT_(card, 2, "idxread%c",
2050 QETH_IDX_ACT_CAUSE_CODE(iob->data));
2051 goto out;
2052 }
2053
2054 memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
2055 if (temp != qeth_peer_func_level(card->info.func_level)) {
2056 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
2057 "level mismatch (sent: 0x%x, received: 0x%x)\n",
2058 dev_name(&card->read.ccwdev->dev),
2059 card->info.func_level, temp);
2060 goto out;
2061 }
2062 memcpy(&card->token.issuer_rm_r,
2063 QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
2064 QETH_MPC_TOKEN_LENGTH);
2065 memcpy(&card->info.mcl_level[0],
2066 QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
2067 channel->state = CH_STATE_UP;
2068out:
2069 qeth_release_buffer(channel, iob);
2070}
2071
2072void qeth_prepare_control_data(struct qeth_card *card, int len,
2073 struct qeth_cmd_buffer *iob)
2074{
2075 qeth_setup_ccw(&card->write, iob->data, len);
2076 iob->callback = qeth_release_buffer;
2077
2078 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
2079 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
2080 card->seqno.trans_hdr++;
2081 memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
2082 &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
2083 card->seqno.pdu_hdr++;
2084 memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
2085 &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
2086 QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
2087}
2088EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115int qeth_send_control_data(struct qeth_card *card, int len,
2116 struct qeth_cmd_buffer *iob,
2117 int (*reply_cb)(struct qeth_card *cb_card,
2118 struct qeth_reply *cb_reply,
2119 unsigned long cb_cmd),
2120 void *reply_param)
2121{
2122 int rc;
2123 unsigned long flags;
2124 struct qeth_reply *reply = NULL;
2125 unsigned long timeout, event_timeout;
2126 struct qeth_ipa_cmd *cmd = NULL;
2127
2128 QETH_CARD_TEXT(card, 2, "sendctl");
2129
2130 if (card->read_or_write_problem) {
2131 qeth_release_buffer(iob->channel, iob);
2132 return -EIO;
2133 }
2134 reply = qeth_alloc_reply(card);
2135 if (!reply) {
2136 return -ENOMEM;
2137 }
2138 reply->callback = reply_cb;
2139 reply->param = reply_param;
2140
2141 init_waitqueue_head(&reply->wait_q);
2142
2143 while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
2144
2145 if (IS_IPA(iob->data)) {
2146 cmd = __ipa_cmd(iob);
2147 cmd->hdr.seqno = card->seqno.ipa++;
2148 reply->seqno = cmd->hdr.seqno;
2149 event_timeout = QETH_IPA_TIMEOUT;
2150 } else {
2151 reply->seqno = QETH_IDX_COMMAND_SEQNO;
2152 event_timeout = QETH_TIMEOUT;
2153 }
2154 qeth_prepare_control_data(card, len, iob);
2155
2156 spin_lock_irqsave(&card->lock, flags);
2157 list_add_tail(&reply->list, &card->cmd_waiter_list);
2158 spin_unlock_irqrestore(&card->lock, flags);
2159
2160 timeout = jiffies + event_timeout;
2161
2162 QETH_CARD_TEXT(card, 6, "noirqpnd");
2163 spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
2164 rc = ccw_device_start_timeout(CARD_WDEV(card), &card->write.ccw,
2165 (addr_t) iob, 0, 0, event_timeout);
2166 spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
2167 if (rc) {
2168 QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
2169 "ccw_device_start rc = %i\n",
2170 dev_name(&card->write.ccwdev->dev), rc);
2171 QETH_CARD_TEXT_(card, 2, " err%d", rc);
2172 spin_lock_irqsave(&card->lock, flags);
2173 list_del_init(&reply->list);
2174 qeth_put_reply(reply);
2175 spin_unlock_irqrestore(&card->lock, flags);
2176 qeth_release_buffer(iob->channel, iob);
2177 atomic_set(&card->write.irq_pending, 0);
2178 wake_up(&card->wait_q);
2179 return rc;
2180 }
2181
2182
2183
2184 if (cmd && cmd->hdr.command == IPA_CMD_SETIP &&
2185 cmd->hdr.prot_version == QETH_PROT_IPV4) {
2186 if (!wait_event_timeout(reply->wait_q,
2187 atomic_read(&reply->received), event_timeout))
2188 goto time_err;
2189 } else {
2190 while (!atomic_read(&reply->received)) {
2191 if (time_after(jiffies, timeout))
2192 goto time_err;
2193 cpu_relax();
2194 }
2195 }
2196
2197 rc = reply->rc;
2198 qeth_put_reply(reply);
2199 return rc;
2200
2201time_err:
2202 reply->rc = -ETIME;
2203 spin_lock_irqsave(&reply->card->lock, flags);
2204 list_del_init(&reply->list);
2205 spin_unlock_irqrestore(&reply->card->lock, flags);
2206 atomic_inc(&reply->received);
2207 rc = reply->rc;
2208 qeth_put_reply(reply);
2209 return rc;
2210}
2211EXPORT_SYMBOL_GPL(qeth_send_control_data);
2212
2213static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
2214 unsigned long data)
2215{
2216 struct qeth_cmd_buffer *iob;
2217
2218 QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
2219
2220 iob = (struct qeth_cmd_buffer *) data;
2221 memcpy(&card->token.cm_filter_r,
2222 QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
2223 QETH_MPC_TOKEN_LENGTH);
2224 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2225 return 0;
2226}
2227
2228static int qeth_cm_enable(struct qeth_card *card)
2229{
2230 int rc;
2231 struct qeth_cmd_buffer *iob;
2232
2233 QETH_DBF_TEXT(SETUP, 2, "cmenable");
2234
2235 iob = qeth_wait_for_buffer(&card->write);
2236 memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
2237 memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
2238 &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
2239 memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
2240 &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
2241
2242 rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
2243 qeth_cm_enable_cb, NULL);
2244 return rc;
2245}
2246
2247static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
2248 unsigned long data)
2249{
2250
2251 struct qeth_cmd_buffer *iob;
2252
2253 QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
2254
2255 iob = (struct qeth_cmd_buffer *) data;
2256 memcpy(&card->token.cm_connection_r,
2257 QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
2258 QETH_MPC_TOKEN_LENGTH);
2259 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2260 return 0;
2261}
2262
2263static int qeth_cm_setup(struct qeth_card *card)
2264{
2265 int rc;
2266 struct qeth_cmd_buffer *iob;
2267
2268 QETH_DBF_TEXT(SETUP, 2, "cmsetup");
2269
2270 iob = qeth_wait_for_buffer(&card->write);
2271 memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
2272 memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
2273 &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
2274 memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
2275 &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
2276 memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
2277 &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
2278 rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
2279 qeth_cm_setup_cb, NULL);
2280 return rc;
2281
2282}
2283
2284static int qeth_get_initial_mtu_for_card(struct qeth_card *card)
2285{
2286 switch (card->info.type) {
2287 case QETH_CARD_TYPE_IQD:
2288 return card->info.max_mtu;
2289 case QETH_CARD_TYPE_OSD:
2290 case QETH_CARD_TYPE_OSX:
2291 if (!card->options.layer2)
2292 return ETH_DATA_LEN - 8;
2293
2294 default:
2295 return ETH_DATA_LEN;
2296 }
2297}
2298
2299static int qeth_get_mtu_outof_framesize(int framesize)
2300{
2301 switch (framesize) {
2302 case 0x4000:
2303 return 8192;
2304 case 0x6000:
2305 return 16384;
2306 case 0xa000:
2307 return 32768;
2308 case 0xffff:
2309 return 57344;
2310 default:
2311 return 0;
2312 }
2313}
2314
2315static int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
2316{
2317 switch (card->info.type) {
2318 case QETH_CARD_TYPE_OSD:
2319 case QETH_CARD_TYPE_OSM:
2320 case QETH_CARD_TYPE_OSX:
2321 case QETH_CARD_TYPE_IQD:
2322 return ((mtu >= 576) &&
2323 (mtu <= card->info.max_mtu));
2324 case QETH_CARD_TYPE_OSN:
2325 default:
2326 return 1;
2327 }
2328}
2329
2330static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
2331 unsigned long data)
2332{
2333
2334 __u16 mtu, framesize;
2335 __u16 len;
2336 __u8 link_type;
2337 struct qeth_cmd_buffer *iob;
2338
2339 QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
2340
2341 iob = (struct qeth_cmd_buffer *) data;
2342 memcpy(&card->token.ulp_filter_r,
2343 QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
2344 QETH_MPC_TOKEN_LENGTH);
2345 if (card->info.type == QETH_CARD_TYPE_IQD) {
2346 memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
2347 mtu = qeth_get_mtu_outof_framesize(framesize);
2348 if (!mtu) {
2349 iob->rc = -EINVAL;
2350 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2351 return 0;
2352 }
2353 if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
2354
2355 if (card->dev &&
2356 ((card->dev->mtu == card->info.initial_mtu) ||
2357 (card->dev->mtu > mtu)))
2358 card->dev->mtu = mtu;
2359 qeth_free_qdio_buffers(card);
2360 }
2361 card->info.initial_mtu = mtu;
2362 card->info.max_mtu = mtu;
2363 card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
2364 } else {
2365 card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
2366 iob->data);
2367 card->info.initial_mtu = min(card->info.max_mtu,
2368 qeth_get_initial_mtu_for_card(card));
2369 card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
2370 }
2371
2372 memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
2373 if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
2374 memcpy(&link_type,
2375 QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
2376 card->info.link_type = link_type;
2377 } else
2378 card->info.link_type = 0;
2379 QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
2380 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2381 return 0;
2382}
2383
2384static int qeth_ulp_enable(struct qeth_card *card)
2385{
2386 int rc;
2387 char prot_type;
2388 struct qeth_cmd_buffer *iob;
2389
2390
2391 QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
2392
2393 iob = qeth_wait_for_buffer(&card->write);
2394 memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
2395
2396 *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
2397 (__u8) card->info.portno;
2398 if (card->options.layer2)
2399 if (card->info.type == QETH_CARD_TYPE_OSN)
2400 prot_type = QETH_PROT_OSN2;
2401 else
2402 prot_type = QETH_PROT_LAYER2;
2403 else
2404 prot_type = QETH_PROT_TCPIP;
2405
2406 memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
2407 memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
2408 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2409 memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
2410 &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
2411 rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
2412 qeth_ulp_enable_cb, NULL);
2413 return rc;
2414
2415}
2416
2417static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
2418 unsigned long data)
2419{
2420 struct qeth_cmd_buffer *iob;
2421
2422 QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
2423
2424 iob = (struct qeth_cmd_buffer *) data;
2425 memcpy(&card->token.ulp_connection_r,
2426 QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
2427 QETH_MPC_TOKEN_LENGTH);
2428 if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
2429 3)) {
2430 QETH_DBF_TEXT(SETUP, 2, "olmlimit");
2431 dev_err(&card->gdev->dev, "A connection could not be "
2432 "established because of an OLM limit\n");
2433 iob->rc = -EMLINK;
2434 }
2435 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2436 return 0;
2437}
2438
2439static int qeth_ulp_setup(struct qeth_card *card)
2440{
2441 int rc;
2442 __u16 temp;
2443 struct qeth_cmd_buffer *iob;
2444 struct ccw_dev_id dev_id;
2445
2446 QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
2447
2448 iob = qeth_wait_for_buffer(&card->write);
2449 memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
2450
2451 memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
2452 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2453 memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
2454 &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
2455 memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
2456 &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
2457
2458 ccw_device_get_id(CARD_DDEV(card), &dev_id);
2459 memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
2460 temp = (card->info.cula << 8) + card->info.unit_addr2;
2461 memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
2462 rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
2463 qeth_ulp_setup_cb, NULL);
2464 return rc;
2465}
2466
2467static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
2468{
2469 int rc;
2470 struct qeth_qdio_out_buffer *newbuf;
2471
2472 rc = 0;
2473 newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
2474 if (!newbuf) {
2475 rc = -ENOMEM;
2476 goto out;
2477 }
2478 newbuf->buffer = q->qdio_bufs[bidx];
2479 skb_queue_head_init(&newbuf->skb_list);
2480 lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
2481 newbuf->q = q;
2482 newbuf->aob = NULL;
2483 newbuf->next_pending = q->bufs[bidx];
2484 atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
2485 q->bufs[bidx] = newbuf;
2486 if (q->bufstates) {
2487 q->bufstates[bidx].user = newbuf;
2488 QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
2489 QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
2490 QETH_CARD_TEXT_(q->card, 2, "%lx",
2491 (long) newbuf->next_pending);
2492 }
2493out:
2494 return rc;
2495}
2496
2497static void qeth_free_qdio_out_buf(struct qeth_qdio_out_q *q)
2498{
2499 if (!q)
2500 return;
2501
2502 qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
2503 kfree(q);
2504}
2505
2506static struct qeth_qdio_out_q *qeth_alloc_qdio_out_buf(void)
2507{
2508 struct qeth_qdio_out_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
2509
2510 if (!q)
2511 return NULL;
2512
2513 if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
2514 kfree(q);
2515 return NULL;
2516 }
2517 return q;
2518}
2519
2520static int qeth_alloc_qdio_buffers(struct qeth_card *card)
2521{
2522 int i, j;
2523
2524 QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
2525
2526 if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
2527 QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
2528 return 0;
2529
2530 QETH_DBF_TEXT(SETUP, 2, "inq");
2531 card->qdio.in_q = qeth_alloc_qdio_queue();
2532 if (!card->qdio.in_q)
2533 goto out_nomem;
2534
2535
2536 if (qeth_alloc_buffer_pool(card))
2537 goto out_freeinq;
2538
2539
2540 card->qdio.out_qs =
2541 kzalloc(card->qdio.no_out_queues *
2542 sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
2543 if (!card->qdio.out_qs)
2544 goto out_freepool;
2545 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2546 card->qdio.out_qs[i] = qeth_alloc_qdio_out_buf();
2547 if (!card->qdio.out_qs[i])
2548 goto out_freeoutq;
2549 QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
2550 QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
2551 card->qdio.out_qs[i]->queue_no = i;
2552
2553 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2554 WARN_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
2555 if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
2556 goto out_freeoutqbufs;
2557 }
2558 }
2559
2560
2561 if (qeth_alloc_cq(card))
2562 goto out_freeoutq;
2563
2564 return 0;
2565
2566out_freeoutqbufs:
2567 while (j > 0) {
2568 --j;
2569 kmem_cache_free(qeth_qdio_outbuf_cache,
2570 card->qdio.out_qs[i]->bufs[j]);
2571 card->qdio.out_qs[i]->bufs[j] = NULL;
2572 }
2573out_freeoutq:
2574 while (i > 0) {
2575 qeth_free_qdio_out_buf(card->qdio.out_qs[--i]);
2576 qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
2577 }
2578 kfree(card->qdio.out_qs);
2579 card->qdio.out_qs = NULL;
2580out_freepool:
2581 qeth_free_buffer_pool(card);
2582out_freeinq:
2583 qeth_free_qdio_queue(card->qdio.in_q);
2584 card->qdio.in_q = NULL;
2585out_nomem:
2586 atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
2587 return -ENOMEM;
2588}
2589
2590static void qeth_free_qdio_buffers(struct qeth_card *card)
2591{
2592 int i, j;
2593
2594 if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
2595 QETH_QDIO_UNINITIALIZED)
2596 return;
2597
2598 qeth_free_cq(card);
2599 cancel_delayed_work_sync(&card->buffer_reclaim_work);
2600 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2601 if (card->qdio.in_q->bufs[j].rx_skb)
2602 dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
2603 }
2604 qeth_free_qdio_queue(card->qdio.in_q);
2605 card->qdio.in_q = NULL;
2606
2607 qeth_free_buffer_pool(card);
2608
2609 if (card->qdio.out_qs) {
2610 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2611 qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
2612 qeth_free_qdio_out_buf(card->qdio.out_qs[i]);
2613 }
2614 kfree(card->qdio.out_qs);
2615 card->qdio.out_qs = NULL;
2616 }
2617}
2618
2619static void qeth_create_qib_param_field(struct qeth_card *card,
2620 char *param_field)
2621{
2622
2623 param_field[0] = _ascebc['P'];
2624 param_field[1] = _ascebc['C'];
2625 param_field[2] = _ascebc['I'];
2626 param_field[3] = _ascebc['T'];
2627 *((unsigned int *) (¶m_field[4])) = QETH_PCI_THRESHOLD_A(card);
2628 *((unsigned int *) (¶m_field[8])) = QETH_PCI_THRESHOLD_B(card);
2629 *((unsigned int *) (¶m_field[12])) = QETH_PCI_TIMER_VALUE(card);
2630}
2631
2632static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
2633 char *param_field)
2634{
2635 param_field[16] = _ascebc['B'];
2636 param_field[17] = _ascebc['L'];
2637 param_field[18] = _ascebc['K'];
2638 param_field[19] = _ascebc['T'];
2639 *((unsigned int *) (¶m_field[20])) = card->info.blkt.time_total;
2640 *((unsigned int *) (¶m_field[24])) = card->info.blkt.inter_packet;
2641 *((unsigned int *) (¶m_field[28])) =
2642 card->info.blkt.inter_packet_jumbo;
2643}
2644
2645static int qeth_qdio_activate(struct qeth_card *card)
2646{
2647 QETH_DBF_TEXT(SETUP, 3, "qdioact");
2648 return qdio_activate(CARD_DDEV(card));
2649}
2650
2651static int qeth_dm_act(struct qeth_card *card)
2652{
2653 int rc;
2654 struct qeth_cmd_buffer *iob;
2655
2656 QETH_DBF_TEXT(SETUP, 2, "dmact");
2657
2658 iob = qeth_wait_for_buffer(&card->write);
2659 memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
2660
2661 memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
2662 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2663 memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
2664 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
2665 rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
2666 return rc;
2667}
2668
2669static int qeth_mpc_initialize(struct qeth_card *card)
2670{
2671 int rc;
2672
2673 QETH_DBF_TEXT(SETUP, 2, "mpcinit");
2674
2675 rc = qeth_issue_next_read(card);
2676 if (rc) {
2677 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
2678 return rc;
2679 }
2680 rc = qeth_cm_enable(card);
2681 if (rc) {
2682 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
2683 goto out_qdio;
2684 }
2685 rc = qeth_cm_setup(card);
2686 if (rc) {
2687 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
2688 goto out_qdio;
2689 }
2690 rc = qeth_ulp_enable(card);
2691 if (rc) {
2692 QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
2693 goto out_qdio;
2694 }
2695 rc = qeth_ulp_setup(card);
2696 if (rc) {
2697 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
2698 goto out_qdio;
2699 }
2700 rc = qeth_alloc_qdio_buffers(card);
2701 if (rc) {
2702 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
2703 goto out_qdio;
2704 }
2705 rc = qeth_qdio_establish(card);
2706 if (rc) {
2707 QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
2708 qeth_free_qdio_buffers(card);
2709 goto out_qdio;
2710 }
2711 rc = qeth_qdio_activate(card);
2712 if (rc) {
2713 QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
2714 goto out_qdio;
2715 }
2716 rc = qeth_dm_act(card);
2717 if (rc) {
2718 QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
2719 goto out_qdio;
2720 }
2721
2722 return 0;
2723out_qdio:
2724 qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
2725 qdio_free(CARD_DDEV(card));
2726 return rc;
2727}
2728
2729void qeth_print_status_message(struct qeth_card *card)
2730{
2731 switch (card->info.type) {
2732 case QETH_CARD_TYPE_OSD:
2733 case QETH_CARD_TYPE_OSM:
2734 case QETH_CARD_TYPE_OSX:
2735
2736
2737
2738
2739 if (!card->info.mcl_level[0]) {
2740 sprintf(card->info.mcl_level, "%02x%02x",
2741 card->info.mcl_level[2],
2742 card->info.mcl_level[3]);
2743 break;
2744 }
2745
2746 case QETH_CARD_TYPE_IQD:
2747 if ((card->info.guestlan) ||
2748 (card->info.mcl_level[0] & 0x80)) {
2749 card->info.mcl_level[0] = (char) _ebcasc[(__u8)
2750 card->info.mcl_level[0]];
2751 card->info.mcl_level[1] = (char) _ebcasc[(__u8)
2752 card->info.mcl_level[1]];
2753 card->info.mcl_level[2] = (char) _ebcasc[(__u8)
2754 card->info.mcl_level[2]];
2755 card->info.mcl_level[3] = (char) _ebcasc[(__u8)
2756 card->info.mcl_level[3]];
2757 card->info.mcl_level[QETH_MCL_LENGTH] = 0;
2758 }
2759 break;
2760 default:
2761 memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
2762 }
2763 dev_info(&card->gdev->dev,
2764 "Device is a%s card%s%s%s\nwith link type %s.\n",
2765 qeth_get_cardname(card),
2766 (card->info.mcl_level[0]) ? " (level: " : "",
2767 (card->info.mcl_level[0]) ? card->info.mcl_level : "",
2768 (card->info.mcl_level[0]) ? ")" : "",
2769 qeth_get_cardname_short(card));
2770}
2771EXPORT_SYMBOL_GPL(qeth_print_status_message);
2772
2773static void qeth_initialize_working_pool_list(struct qeth_card *card)
2774{
2775 struct qeth_buffer_pool_entry *entry;
2776
2777 QETH_CARD_TEXT(card, 5, "inwrklst");
2778
2779 list_for_each_entry(entry,
2780 &card->qdio.init_pool.entry_list, init_list) {
2781 qeth_put_buffer_pool_entry(card, entry);
2782 }
2783}
2784
2785static struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
2786 struct qeth_card *card)
2787{
2788 struct list_head *plh;
2789 struct qeth_buffer_pool_entry *entry;
2790 int i, free;
2791 struct page *page;
2792
2793 if (list_empty(&card->qdio.in_buf_pool.entry_list))
2794 return NULL;
2795
2796 list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
2797 entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
2798 free = 1;
2799 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2800 if (page_count(virt_to_page(entry->elements[i])) > 1) {
2801 free = 0;
2802 break;
2803 }
2804 }
2805 if (free) {
2806 list_del_init(&entry->list);
2807 return entry;
2808 }
2809 }
2810
2811
2812 entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
2813 struct qeth_buffer_pool_entry, list);
2814 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2815 if (page_count(virt_to_page(entry->elements[i])) > 1) {
2816 page = alloc_page(GFP_ATOMIC);
2817 if (!page) {
2818 return NULL;
2819 } else {
2820 free_page((unsigned long)entry->elements[i]);
2821 entry->elements[i] = page_address(page);
2822 if (card->options.performance_stats)
2823 card->perf_stats.sg_alloc_page_rx++;
2824 }
2825 }
2826 }
2827 list_del_init(&entry->list);
2828 return entry;
2829}
2830
2831static int qeth_init_input_buffer(struct qeth_card *card,
2832 struct qeth_qdio_buffer *buf)
2833{
2834 struct qeth_buffer_pool_entry *pool_entry;
2835 int i;
2836
2837 if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
2838 buf->rx_skb = netdev_alloc_skb(card->dev,
2839 QETH_RX_PULL_LEN + ETH_HLEN);
2840 if (!buf->rx_skb)
2841 return 1;
2842 }
2843
2844 pool_entry = qeth_find_free_buffer_pool_entry(card);
2845 if (!pool_entry)
2846 return 1;
2847
2848
2849
2850
2851
2852
2853
2854
2855 buf->pool_entry = pool_entry;
2856 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2857 buf->buffer->element[i].length = PAGE_SIZE;
2858 buf->buffer->element[i].addr = pool_entry->elements[i];
2859 if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
2860 buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
2861 else
2862 buf->buffer->element[i].eflags = 0;
2863 buf->buffer->element[i].sflags = 0;
2864 }
2865 return 0;
2866}
2867
2868int qeth_init_qdio_queues(struct qeth_card *card)
2869{
2870 int i, j;
2871 int rc;
2872
2873 QETH_DBF_TEXT(SETUP, 2, "initqdqs");
2874
2875
2876 qdio_reset_buffers(card->qdio.in_q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
2877 memset(&card->rx, 0, sizeof(struct qeth_rx));
2878 qeth_initialize_working_pool_list(card);
2879
2880 for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
2881 qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
2882 card->qdio.in_q->next_buf_to_init =
2883 card->qdio.in_buf_pool.buf_count - 1;
2884 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
2885 card->qdio.in_buf_pool.buf_count - 1);
2886 if (rc) {
2887 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
2888 return rc;
2889 }
2890
2891
2892 rc = qeth_cq_init(card);
2893 if (rc) {
2894 return rc;
2895 }
2896
2897
2898 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2899 qdio_reset_buffers(card->qdio.out_qs[i]->qdio_bufs,
2900 QDIO_MAX_BUFFERS_PER_Q);
2901 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2902 qeth_clear_output_buffer(card->qdio.out_qs[i],
2903 card->qdio.out_qs[i]->bufs[j],
2904 QETH_QDIO_BUF_EMPTY);
2905 }
2906 card->qdio.out_qs[i]->card = card;
2907 card->qdio.out_qs[i]->next_buf_to_fill = 0;
2908 card->qdio.out_qs[i]->do_pack = 0;
2909 atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
2910 atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
2911 atomic_set(&card->qdio.out_qs[i]->state,
2912 QETH_OUT_Q_UNLOCKED);
2913 }
2914 return 0;
2915}
2916EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
2917
2918static __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
2919{
2920 switch (link_type) {
2921 case QETH_LINK_TYPE_HSTR:
2922 return 2;
2923 default:
2924 return 1;
2925 }
2926}
2927
2928static void qeth_fill_ipacmd_header(struct qeth_card *card,
2929 struct qeth_ipa_cmd *cmd, __u8 command,
2930 enum qeth_prot_versions prot)
2931{
2932 memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
2933 cmd->hdr.command = command;
2934 cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
2935
2936 cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
2937 cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
2938 if (card->options.layer2)
2939 cmd->hdr.prim_version_no = 2;
2940 else
2941 cmd->hdr.prim_version_no = 1;
2942 cmd->hdr.param_count = 1;
2943 cmd->hdr.prot_version = prot;
2944 cmd->hdr.ipa_supported = 0;
2945 cmd->hdr.ipa_enabled = 0;
2946}
2947
2948struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
2949 enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
2950{
2951 struct qeth_cmd_buffer *iob;
2952
2953 iob = qeth_get_buffer(&card->write);
2954 if (iob) {
2955 qeth_fill_ipacmd_header(card, __ipa_cmd(iob), ipacmd, prot);
2956 } else {
2957 dev_warn(&card->gdev->dev,
2958 "The qeth driver ran out of channel command buffers\n");
2959 QETH_DBF_MESSAGE(1, "%s The qeth driver ran out of channel command buffers",
2960 dev_name(&card->gdev->dev));
2961 }
2962
2963 return iob;
2964}
2965EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
2966
2967void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
2968 char prot_type)
2969{
2970 memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
2971 memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
2972 memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
2973 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
2974}
2975EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
2976
2977
2978
2979
2980
2981
2982
2983int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
2984 int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
2985 unsigned long),
2986 void *reply_param)
2987{
2988 int rc;
2989 char prot_type;
2990
2991 QETH_CARD_TEXT(card, 4, "sendipa");
2992
2993 if (card->options.layer2)
2994 if (card->info.type == QETH_CARD_TYPE_OSN)
2995 prot_type = QETH_PROT_OSN2;
2996 else
2997 prot_type = QETH_PROT_LAYER2;
2998 else
2999 prot_type = QETH_PROT_TCPIP;
3000 qeth_prepare_ipa_cmd(card, iob, prot_type);
3001 rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
3002 iob, reply_cb, reply_param);
3003 if (rc == -ETIME) {
3004 qeth_clear_ipacmd_list(card);
3005 qeth_schedule_recovery(card);
3006 }
3007 return rc;
3008}
3009EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
3010
3011static int qeth_send_startlan(struct qeth_card *card)
3012{
3013 int rc;
3014 struct qeth_cmd_buffer *iob;
3015
3016 QETH_DBF_TEXT(SETUP, 2, "strtlan");
3017
3018 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
3019 if (!iob)
3020 return -ENOMEM;
3021 rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
3022 return rc;
3023}
3024
3025static int qeth_setadpparms_inspect_rc(struct qeth_ipa_cmd *cmd)
3026{
3027 if (!cmd->hdr.return_code)
3028 cmd->hdr.return_code =
3029 cmd->data.setadapterparms.hdr.return_code;
3030 return cmd->hdr.return_code;
3031}
3032
3033static int qeth_query_setadapterparms_cb(struct qeth_card *card,
3034 struct qeth_reply *reply, unsigned long data)
3035{
3036 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
3037
3038 QETH_CARD_TEXT(card, 3, "quyadpcb");
3039 if (qeth_setadpparms_inspect_rc(cmd))
3040 return 0;
3041
3042 if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
3043 card->info.link_type =
3044 cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
3045 QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
3046 }
3047 card->options.adp.supported_funcs =
3048 cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
3049 return 0;
3050}
3051
3052static struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
3053 __u32 command, __u32 cmdlen)
3054{
3055 struct qeth_cmd_buffer *iob;
3056 struct qeth_ipa_cmd *cmd;
3057
3058 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
3059 QETH_PROT_IPV4);
3060 if (iob) {
3061 cmd = __ipa_cmd(iob);
3062 cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
3063 cmd->data.setadapterparms.hdr.command_code = command;
3064 cmd->data.setadapterparms.hdr.used_total = 1;
3065 cmd->data.setadapterparms.hdr.seq_no = 1;
3066 }
3067
3068 return iob;
3069}
3070
3071int qeth_query_setadapterparms(struct qeth_card *card)
3072{
3073 int rc;
3074 struct qeth_cmd_buffer *iob;
3075
3076 QETH_CARD_TEXT(card, 3, "queryadp");
3077 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
3078 sizeof(struct qeth_ipacmd_setadpparms));
3079 if (!iob)
3080 return -ENOMEM;
3081 rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
3082 return rc;
3083}
3084EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
3085
3086static int qeth_query_ipassists_cb(struct qeth_card *card,
3087 struct qeth_reply *reply, unsigned long data)
3088{
3089 struct qeth_ipa_cmd *cmd;
3090
3091 QETH_DBF_TEXT(SETUP, 2, "qipasscb");
3092
3093 cmd = (struct qeth_ipa_cmd *) data;
3094
3095 switch (cmd->hdr.return_code) {
3096 case IPA_RC_NOTSUPP:
3097 case IPA_RC_L2_UNSUPPORTED_CMD:
3098 QETH_DBF_TEXT(SETUP, 2, "ipaunsup");
3099 card->options.ipa4.supported_funcs |= IPA_SETADAPTERPARMS;
3100 card->options.ipa6.supported_funcs |= IPA_SETADAPTERPARMS;
3101 return -0;
3102 default:
3103 if (cmd->hdr.return_code) {
3104 QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Unhandled "
3105 "rc=%d\n",
3106 dev_name(&card->gdev->dev),
3107 cmd->hdr.return_code);
3108 return 0;
3109 }
3110 }
3111
3112 if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
3113 card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
3114 card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
3115 } else if (cmd->hdr.prot_version == QETH_PROT_IPV6) {
3116 card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
3117 card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
3118 } else
3119 QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Flawed LIC detected"
3120 "\n", dev_name(&card->gdev->dev));
3121 return 0;
3122}
3123
3124int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
3125{
3126 int rc;
3127 struct qeth_cmd_buffer *iob;
3128
3129 QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
3130 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
3131 if (!iob)
3132 return -ENOMEM;
3133 rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
3134 return rc;
3135}
3136EXPORT_SYMBOL_GPL(qeth_query_ipassists);
3137
3138static int qeth_query_switch_attributes_cb(struct qeth_card *card,
3139 struct qeth_reply *reply, unsigned long data)
3140{
3141 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
3142 struct qeth_query_switch_attributes *attrs;
3143 struct qeth_switch_info *sw_info;
3144
3145 QETH_CARD_TEXT(card, 2, "qswiatcb");
3146 if (qeth_setadpparms_inspect_rc(cmd))
3147 return 0;
3148
3149 sw_info = (struct qeth_switch_info *)reply->param;
3150 attrs = &cmd->data.setadapterparms.data.query_switch_attributes;
3151 sw_info->capabilities = attrs->capabilities;
3152 sw_info->settings = attrs->settings;
3153 QETH_CARD_TEXT_(card, 2, "%04x%04x", sw_info->capabilities,
3154 sw_info->settings);
3155 return 0;
3156}
3157
3158int qeth_query_switch_attributes(struct qeth_card *card,
3159 struct qeth_switch_info *sw_info)
3160{
3161 struct qeth_cmd_buffer *iob;
3162
3163 QETH_CARD_TEXT(card, 2, "qswiattr");
3164 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES))
3165 return -EOPNOTSUPP;
3166 if (!netif_carrier_ok(card->dev))
3167 return -ENOMEDIUM;
3168 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES,
3169 sizeof(struct qeth_ipacmd_setadpparms_hdr));
3170 if (!iob)
3171 return -ENOMEM;
3172 return qeth_send_ipa_cmd(card, iob,
3173 qeth_query_switch_attributes_cb, sw_info);
3174}
3175EXPORT_SYMBOL_GPL(qeth_query_switch_attributes);
3176
3177static int qeth_query_setdiagass_cb(struct qeth_card *card,
3178 struct qeth_reply *reply, unsigned long data)
3179{
3180 struct qeth_ipa_cmd *cmd;
3181 __u16 rc;
3182
3183 cmd = (struct qeth_ipa_cmd *)data;
3184 rc = cmd->hdr.return_code;
3185 if (rc)
3186 QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
3187 else
3188 card->info.diagass_support = cmd->data.diagass.ext;
3189 return 0;
3190}
3191
3192static int qeth_query_setdiagass(struct qeth_card *card)
3193{
3194 struct qeth_cmd_buffer *iob;
3195 struct qeth_ipa_cmd *cmd;
3196
3197 QETH_DBF_TEXT(SETUP, 2, "qdiagass");
3198 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
3199 if (!iob)
3200 return -ENOMEM;
3201 cmd = __ipa_cmd(iob);
3202 cmd->data.diagass.subcmd_len = 16;
3203 cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
3204 return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
3205}
3206
3207static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
3208{
3209 unsigned long info = get_zeroed_page(GFP_KERNEL);
3210 struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
3211 struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
3212 struct ccw_dev_id ccwid;
3213 int level;
3214
3215 tid->chpid = card->info.chpid;
3216 ccw_device_get_id(CARD_RDEV(card), &ccwid);
3217 tid->ssid = ccwid.ssid;
3218 tid->devno = ccwid.devno;
3219 if (!info)
3220 return;
3221 level = stsi(NULL, 0, 0, 0);
3222 if ((level >= 2) && (stsi(info222, 2, 2, 2) == 0))
3223 tid->lparnr = info222->lpar_number;
3224 if ((level >= 3) && (stsi(info322, 3, 2, 2) == 0)) {
3225 EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
3226 memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
3227 }
3228 free_page(info);
3229 return;
3230}
3231
3232static int qeth_hw_trap_cb(struct qeth_card *card,
3233 struct qeth_reply *reply, unsigned long data)
3234{
3235 struct qeth_ipa_cmd *cmd;
3236 __u16 rc;
3237
3238 cmd = (struct qeth_ipa_cmd *)data;
3239 rc = cmd->hdr.return_code;
3240 if (rc)
3241 QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
3242 return 0;
3243}
3244
3245int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
3246{
3247 struct qeth_cmd_buffer *iob;
3248 struct qeth_ipa_cmd *cmd;
3249
3250 QETH_DBF_TEXT(SETUP, 2, "diagtrap");
3251 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
3252 if (!iob)
3253 return -ENOMEM;
3254 cmd = __ipa_cmd(iob);
3255 cmd->data.diagass.subcmd_len = 80;
3256 cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
3257 cmd->data.diagass.type = 1;
3258 cmd->data.diagass.action = action;
3259 switch (action) {
3260 case QETH_DIAGS_TRAP_ARM:
3261 cmd->data.diagass.options = 0x0003;
3262 cmd->data.diagass.ext = 0x00010000 +
3263 sizeof(struct qeth_trap_id);
3264 qeth_get_trap_id(card,
3265 (struct qeth_trap_id *)cmd->data.diagass.cdata);
3266 break;
3267 case QETH_DIAGS_TRAP_DISARM:
3268 cmd->data.diagass.options = 0x0001;
3269 break;
3270 case QETH_DIAGS_TRAP_CAPTURE:
3271 break;
3272 }
3273 return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
3274}
3275EXPORT_SYMBOL_GPL(qeth_hw_trap);
3276
3277static int qeth_check_qdio_errors(struct qeth_card *card,
3278 struct qdio_buffer *buf,
3279 unsigned int qdio_error,
3280 const char *dbftext)
3281{
3282 if (qdio_error) {
3283 QETH_CARD_TEXT(card, 2, dbftext);
3284 QETH_CARD_TEXT_(card, 2, " F15=%02X",
3285 buf->element[15].sflags);
3286 QETH_CARD_TEXT_(card, 2, " F14=%02X",
3287 buf->element[14].sflags);
3288 QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
3289 if ((buf->element[15].sflags) == 0x12) {
3290 card->stats.rx_dropped++;
3291 return 0;
3292 } else
3293 return 1;
3294 }
3295 return 0;
3296}
3297
3298static void qeth_queue_input_buffer(struct qeth_card *card, int index)
3299{
3300 struct qeth_qdio_q *queue = card->qdio.in_q;
3301 struct list_head *lh;
3302 int count;
3303 int i;
3304 int rc;
3305 int newcount = 0;
3306
3307 count = (index < queue->next_buf_to_init)?
3308 card->qdio.in_buf_pool.buf_count -
3309 (queue->next_buf_to_init - index) :
3310 card->qdio.in_buf_pool.buf_count -
3311 (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
3312
3313 if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
3314 for (i = queue->next_buf_to_init;
3315 i < queue->next_buf_to_init + count; ++i) {
3316 if (qeth_init_input_buffer(card,
3317 &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
3318 break;
3319 } else {
3320 newcount++;
3321 }
3322 }
3323
3324 if (newcount < count) {
3325
3326
3327 atomic_set(&card->force_alloc_skb, 3);
3328 count = newcount;
3329 } else {
3330 atomic_add_unless(&card->force_alloc_skb, -1, 0);
3331 }
3332
3333 if (!count) {
3334 i = 0;
3335 list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
3336 i++;
3337 if (i == card->qdio.in_buf_pool.buf_count) {
3338 QETH_CARD_TEXT(card, 2, "qsarbw");
3339 card->reclaim_index = index;
3340 schedule_delayed_work(
3341 &card->buffer_reclaim_work,
3342 QETH_RECLAIM_WORK_TIME);
3343 }
3344 return;
3345 }
3346
3347
3348
3349
3350
3351
3352
3353
3354 if (card->options.performance_stats) {
3355 card->perf_stats.inbound_do_qdio_cnt++;
3356 card->perf_stats.inbound_do_qdio_start_time =
3357 qeth_get_micros();
3358 }
3359 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
3360 queue->next_buf_to_init, count);
3361 if (card->options.performance_stats)
3362 card->perf_stats.inbound_do_qdio_time +=
3363 qeth_get_micros() -
3364 card->perf_stats.inbound_do_qdio_start_time;
3365 if (rc) {
3366 QETH_CARD_TEXT(card, 2, "qinberr");
3367 }
3368 queue->next_buf_to_init = (queue->next_buf_to_init + count) %
3369 QDIO_MAX_BUFFERS_PER_Q;
3370 }
3371}
3372
3373static void qeth_buffer_reclaim_work(struct work_struct *work)
3374{
3375 struct qeth_card *card = container_of(work, struct qeth_card,
3376 buffer_reclaim_work.work);
3377
3378 QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
3379 qeth_queue_input_buffer(card, card->reclaim_index);
3380}
3381
3382static void qeth_handle_send_error(struct qeth_card *card,
3383 struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
3384{
3385 int sbalf15 = buffer->buffer->element[15].sflags;
3386
3387 QETH_CARD_TEXT(card, 6, "hdsnderr");
3388 if (card->info.type == QETH_CARD_TYPE_IQD) {
3389 if (sbalf15 == 0) {
3390 qdio_err = 0;
3391 } else {
3392 qdio_err = 1;
3393 }
3394 }
3395 qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
3396
3397 if (!qdio_err)
3398 return;
3399
3400 if ((sbalf15 >= 15) && (sbalf15 <= 31))
3401 return;
3402
3403 QETH_CARD_TEXT(card, 1, "lnkfail");
3404 QETH_CARD_TEXT_(card, 1, "%04x %02x",
3405 (u16)qdio_err, (u8)sbalf15);
3406}
3407
3408
3409
3410
3411
3412
3413
3414static int qeth_prep_flush_pack_buffer(struct qeth_qdio_out_q *queue)
3415{
3416 struct qeth_qdio_out_buffer *buffer;
3417
3418 buffer = queue->bufs[queue->next_buf_to_fill];
3419 if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
3420 (buffer->next_element_to_fill > 0)) {
3421
3422 atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
3423 queue->next_buf_to_fill =
3424 (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
3425 return 1;
3426 }
3427 return 0;
3428}
3429
3430
3431
3432
3433
3434static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
3435{
3436 if (!queue->do_pack) {
3437 if (atomic_read(&queue->used_buffers)
3438 >= QETH_HIGH_WATERMARK_PACK){
3439
3440 QETH_CARD_TEXT(queue->card, 6, "np->pack");
3441 if (queue->card->options.performance_stats)
3442 queue->card->perf_stats.sc_dp_p++;
3443 queue->do_pack = 1;
3444 }
3445 }
3446}
3447
3448
3449
3450
3451
3452
3453
3454static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
3455{
3456 if (queue->do_pack) {
3457 if (atomic_read(&queue->used_buffers)
3458 <= QETH_LOW_WATERMARK_PACK) {
3459
3460 QETH_CARD_TEXT(queue->card, 6, "pack->np");
3461 if (queue->card->options.performance_stats)
3462 queue->card->perf_stats.sc_p_dp++;
3463 queue->do_pack = 0;
3464 return qeth_prep_flush_pack_buffer(queue);
3465 }
3466 }
3467 return 0;
3468}
3469
3470static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
3471 int count)
3472{
3473 struct qeth_qdio_out_buffer *buf;
3474 int rc;
3475 int i;
3476 unsigned int qdio_flags;
3477
3478 for (i = index; i < index + count; ++i) {
3479 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3480 buf = queue->bufs[bidx];
3481 buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
3482 SBAL_EFLAGS_LAST_ENTRY;
3483
3484 if (queue->bufstates)
3485 queue->bufstates[bidx].user = buf;
3486
3487 if (queue->card->info.type == QETH_CARD_TYPE_IQD)
3488 continue;
3489
3490 if (!queue->do_pack) {
3491 if ((atomic_read(&queue->used_buffers) >=
3492 (QETH_HIGH_WATERMARK_PACK -
3493 QETH_WATERMARK_PACK_FUZZ)) &&
3494 !atomic_read(&queue->set_pci_flags_count)) {
3495
3496
3497 atomic_inc(&queue->set_pci_flags_count);
3498 buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
3499 }
3500 } else {
3501 if (!atomic_read(&queue->set_pci_flags_count)) {
3502
3503
3504
3505
3506
3507
3508
3509
3510 atomic_inc(&queue->set_pci_flags_count);
3511 buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
3512 }
3513 }
3514 }
3515
3516 netif_trans_update(queue->card->dev);
3517 if (queue->card->options.performance_stats) {
3518 queue->card->perf_stats.outbound_do_qdio_cnt++;
3519 queue->card->perf_stats.outbound_do_qdio_start_time =
3520 qeth_get_micros();
3521 }
3522 qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
3523 if (atomic_read(&queue->set_pci_flags_count))
3524 qdio_flags |= QDIO_FLAG_PCI_OUT;
3525 rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
3526 queue->queue_no, index, count);
3527 if (queue->card->options.performance_stats)
3528 queue->card->perf_stats.outbound_do_qdio_time +=
3529 qeth_get_micros() -
3530 queue->card->perf_stats.outbound_do_qdio_start_time;
3531 atomic_add(count, &queue->used_buffers);
3532 if (rc) {
3533 queue->card->stats.tx_errors += count;
3534
3535 if (rc == -ENOBUFS)
3536 return;
3537 QETH_CARD_TEXT(queue->card, 2, "flushbuf");
3538 QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
3539 QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
3540 QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
3541 QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
3542
3543
3544
3545 qeth_schedule_recovery(queue->card);
3546 return;
3547 }
3548 if (queue->card->options.performance_stats)
3549 queue->card->perf_stats.bufs_sent += count;
3550}
3551
3552static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
3553{
3554 int index;
3555 int flush_cnt = 0;
3556 int q_was_packing = 0;
3557
3558
3559
3560
3561
3562 if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
3563 !atomic_read(&queue->set_pci_flags_count)) {
3564 if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
3565 QETH_OUT_Q_UNLOCKED) {
3566
3567
3568
3569
3570
3571 netif_stop_queue(queue->card->dev);
3572 index = queue->next_buf_to_fill;
3573 q_was_packing = queue->do_pack;
3574
3575 barrier();
3576 flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
3577 if (!flush_cnt &&
3578 !atomic_read(&queue->set_pci_flags_count))
3579 flush_cnt += qeth_prep_flush_pack_buffer(queue);
3580 if (queue->card->options.performance_stats &&
3581 q_was_packing)
3582 queue->card->perf_stats.bufs_sent_pack +=
3583 flush_cnt;
3584 if (flush_cnt)
3585 qeth_flush_buffers(queue, index, flush_cnt);
3586 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
3587 }
3588 }
3589}
3590
3591void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
3592 unsigned long card_ptr)
3593{
3594 struct qeth_card *card = (struct qeth_card *)card_ptr;
3595
3596 if (card->dev && (card->dev->flags & IFF_UP))
3597 napi_schedule(&card->napi);
3598}
3599EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
3600
3601int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
3602{
3603 int rc;
3604
3605 if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
3606 rc = -1;
3607 goto out;
3608 } else {
3609 if (card->options.cq == cq) {
3610 rc = 0;
3611 goto out;
3612 }
3613
3614 if (card->state != CARD_STATE_DOWN &&
3615 card->state != CARD_STATE_RECOVER) {
3616 rc = -1;
3617 goto out;
3618 }
3619
3620 qeth_free_qdio_buffers(card);
3621 card->options.cq = cq;
3622 rc = 0;
3623 }
3624out:
3625 return rc;
3626
3627}
3628EXPORT_SYMBOL_GPL(qeth_configure_cq);
3629
3630
3631static void qeth_qdio_cq_handler(struct qeth_card *card,
3632 unsigned int qdio_err,
3633 unsigned int queue, int first_element, int count) {
3634 struct qeth_qdio_q *cq = card->qdio.c_q;
3635 int i;
3636 int rc;
3637
3638 if (!qeth_is_cq(card, queue))
3639 goto out;
3640
3641 QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
3642 QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
3643 QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
3644
3645 if (qdio_err) {
3646 netif_stop_queue(card->dev);
3647 qeth_schedule_recovery(card);
3648 goto out;
3649 }
3650
3651 if (card->options.performance_stats) {
3652 card->perf_stats.cq_cnt++;
3653 card->perf_stats.cq_start_time = qeth_get_micros();
3654 }
3655
3656 for (i = first_element; i < first_element + count; ++i) {
3657 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3658 struct qdio_buffer *buffer = cq->qdio_bufs[bidx];
3659 int e;
3660
3661 e = 0;
3662 while ((e < QDIO_MAX_ELEMENTS_PER_BUFFER) &&
3663 buffer->element[e].addr) {
3664 unsigned long phys_aob_addr;
3665
3666 phys_aob_addr = (unsigned long) buffer->element[e].addr;
3667 qeth_qdio_handle_aob(card, phys_aob_addr);
3668 buffer->element[e].addr = NULL;
3669 buffer->element[e].eflags = 0;
3670 buffer->element[e].sflags = 0;
3671 buffer->element[e].length = 0;
3672
3673 ++e;
3674 }
3675
3676 buffer->element[15].eflags = 0;
3677 buffer->element[15].sflags = 0;
3678 }
3679 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
3680 card->qdio.c_q->next_buf_to_init,
3681 count);
3682 if (rc) {
3683 dev_warn(&card->gdev->dev,
3684 "QDIO reported an error, rc=%i\n", rc);
3685 QETH_CARD_TEXT(card, 2, "qcqherr");
3686 }
3687 card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
3688 + count) % QDIO_MAX_BUFFERS_PER_Q;
3689
3690 netif_wake_queue(card->dev);
3691
3692 if (card->options.performance_stats) {
3693 int delta_t = qeth_get_micros();
3694 delta_t -= card->perf_stats.cq_start_time;
3695 card->perf_stats.cq_time += delta_t;
3696 }
3697out:
3698 return;
3699}
3700
3701void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
3702 unsigned int queue, int first_elem, int count,
3703 unsigned long card_ptr)
3704{
3705 struct qeth_card *card = (struct qeth_card *)card_ptr;
3706
3707 QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
3708 QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
3709
3710 if (qeth_is_cq(card, queue))
3711 qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
3712 else if (qdio_err)
3713 qeth_schedule_recovery(card);
3714
3715
3716}
3717EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
3718
3719void qeth_qdio_output_handler(struct ccw_device *ccwdev,
3720 unsigned int qdio_error, int __queue, int first_element,
3721 int count, unsigned long card_ptr)
3722{
3723 struct qeth_card *card = (struct qeth_card *) card_ptr;
3724 struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
3725 struct qeth_qdio_out_buffer *buffer;
3726 int i;
3727
3728 QETH_CARD_TEXT(card, 6, "qdouhdl");
3729 if (qdio_error & QDIO_ERROR_FATAL) {
3730 QETH_CARD_TEXT(card, 2, "achkcond");
3731 netif_stop_queue(card->dev);
3732 qeth_schedule_recovery(card);
3733 return;
3734 }
3735 if (card->options.performance_stats) {
3736 card->perf_stats.outbound_handler_cnt++;
3737 card->perf_stats.outbound_handler_start_time =
3738 qeth_get_micros();
3739 }
3740 for (i = first_element; i < (first_element + count); ++i) {
3741 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3742 buffer = queue->bufs[bidx];
3743 qeth_handle_send_error(card, buffer, qdio_error);
3744
3745 if (queue->bufstates &&
3746 (queue->bufstates[bidx].flags &
3747 QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
3748 WARN_ON_ONCE(card->options.cq != QETH_CQ_ENABLED);
3749
3750 if (atomic_cmpxchg(&buffer->state,
3751 QETH_QDIO_BUF_PRIMED,
3752 QETH_QDIO_BUF_PENDING) ==
3753 QETH_QDIO_BUF_PRIMED) {
3754 qeth_notify_skbs(queue, buffer,
3755 TX_NOTIFY_PENDING);
3756 }
3757 buffer->aob = queue->bufstates[bidx].aob;
3758 QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
3759 QETH_CARD_TEXT(queue->card, 5, "aob");
3760 QETH_CARD_TEXT_(queue->card, 5, "%lx",
3761 virt_to_phys(buffer->aob));
3762 if (qeth_init_qdio_out_buf(queue, bidx)) {
3763 QETH_CARD_TEXT(card, 2, "outofbuf");
3764 qeth_schedule_recovery(card);
3765 }
3766 } else {
3767 if (card->options.cq == QETH_CQ_ENABLED) {
3768 enum iucv_tx_notify n;
3769
3770 n = qeth_compute_cq_notification(
3771 buffer->buffer->element[15].sflags, 0);
3772 qeth_notify_skbs(queue, buffer, n);
3773 }
3774
3775 qeth_clear_output_buffer(queue, buffer,
3776 QETH_QDIO_BUF_EMPTY);
3777 }
3778 qeth_cleanup_handled_pending(queue, bidx, 0);
3779 }
3780 atomic_sub(count, &queue->used_buffers);
3781
3782 if (card->info.type != QETH_CARD_TYPE_IQD)
3783 qeth_check_outbound_queue(queue);
3784
3785 netif_wake_queue(queue->card->dev);
3786 if (card->options.performance_stats)
3787 card->perf_stats.outbound_handler_time += qeth_get_micros() -
3788 card->perf_stats.outbound_handler_start_time;
3789}
3790EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
3791
3792
3793static inline int qeth_cut_iqd_prio(struct qeth_card *card, int queue_num)
3794{
3795 if ((card->info.type == QETH_CARD_TYPE_IQD) && (queue_num == 3))
3796 return 2;
3797 return queue_num;
3798}
3799
3800
3801
3802
3803int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
3804 int ipv, int cast_type)
3805{
3806 __be16 *tci;
3807 u8 tos;
3808
3809 if (cast_type && card->info.is_multicast_different)
3810 return card->info.is_multicast_different &
3811 (card->qdio.no_out_queues - 1);
3812
3813 switch (card->qdio.do_prio_queueing) {
3814 case QETH_PRIO_Q_ING_TOS:
3815 case QETH_PRIO_Q_ING_PREC:
3816 switch (ipv) {
3817 case 4:
3818 tos = ipv4_get_dsfield(ip_hdr(skb));
3819 break;
3820 case 6:
3821 tos = ipv6_get_dsfield(ipv6_hdr(skb));
3822 break;
3823 default:
3824 return card->qdio.default_out_queue;
3825 }
3826 if (card->qdio.do_prio_queueing == QETH_PRIO_Q_ING_PREC)
3827 return qeth_cut_iqd_prio(card, ~tos >> 6 & 3);
3828 if (tos & IPTOS_MINCOST)
3829 return qeth_cut_iqd_prio(card, 3);
3830 if (tos & IPTOS_RELIABILITY)
3831 return 2;
3832 if (tos & IPTOS_THROUGHPUT)
3833 return 1;
3834 if (tos & IPTOS_LOWDELAY)
3835 return 0;
3836 break;
3837 case QETH_PRIO_Q_ING_SKB:
3838 if (skb->priority > 5)
3839 return 0;
3840 return qeth_cut_iqd_prio(card, ~skb->priority >> 1 & 3);
3841 case QETH_PRIO_Q_ING_VLAN:
3842 tci = &((struct ethhdr *)skb->data)->h_proto;
3843 if (be16_to_cpu(*tci) == ETH_P_8021Q)
3844 return qeth_cut_iqd_prio(card,
3845 ~be16_to_cpu(*(tci + 1)) >> (VLAN_PRIO_SHIFT + 1) & 3);
3846 break;
3847 default:
3848 break;
3849 }
3850 return card->qdio.default_out_queue;
3851}
3852EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
3853
3854
3855
3856
3857
3858
3859
3860
3861int qeth_get_elements_for_frags(struct sk_buff *skb)
3862{
3863 int cnt, elements = 0;
3864
3865 for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
3866 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[cnt];
3867
3868 elements += qeth_get_elements_for_range(
3869 (addr_t)skb_frag_address(frag),
3870 (addr_t)skb_frag_address(frag) + skb_frag_size(frag));
3871 }
3872 return elements;
3873}
3874EXPORT_SYMBOL_GPL(qeth_get_elements_for_frags);
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888int qeth_get_elements_no(struct qeth_card *card,
3889 struct sk_buff *skb, int extra_elems, int data_offset)
3890{
3891 addr_t end = (addr_t)skb->data + skb_headlen(skb);
3892 int elements = qeth_get_elements_for_frags(skb);
3893 addr_t start = (addr_t)skb->data + data_offset;
3894
3895 if (start != end)
3896 elements += qeth_get_elements_for_range(start, end);
3897
3898 if ((elements + extra_elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
3899 QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
3900 "(Number=%d / Length=%d). Discarded.\n",
3901 elements + extra_elems, skb->len);
3902 return 0;
3903 }
3904 return elements;
3905}
3906EXPORT_SYMBOL_GPL(qeth_get_elements_no);
3907
3908int qeth_hdr_chk_and_bounce(struct sk_buff *skb, struct qeth_hdr **hdr, int len)
3909{
3910 int hroom, inpage, rest;
3911
3912 if (((unsigned long)skb->data & PAGE_MASK) !=
3913 (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
3914 hroom = skb_headroom(skb);
3915 inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
3916 rest = len - inpage;
3917 if (rest > hroom)
3918 return 1;
3919 memmove(skb->data - rest, skb->data, skb_headlen(skb));
3920 skb->data -= rest;
3921 skb->tail -= rest;
3922 *hdr = (struct qeth_hdr *)skb->data;
3923 QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
3924 }
3925 return 0;
3926}
3927EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941int qeth_push_hdr(struct sk_buff *skb, struct qeth_hdr **hdr, unsigned int len)
3942{
3943 if (skb_headroom(skb) >= len &&
3944 qeth_get_elements_for_range((addr_t)skb->data - len,
3945 (addr_t)skb->data) == 1) {
3946 *hdr = skb_push(skb, len);
3947 return len;
3948 }
3949
3950 *hdr = kmem_cache_alloc(qeth_core_header_cache, GFP_ATOMIC);
3951 if (!*hdr)
3952 return -ENOMEM;
3953 return 0;
3954}
3955EXPORT_SYMBOL_GPL(qeth_push_hdr);
3956
3957static void __qeth_fill_buffer(struct sk_buff *skb,
3958 struct qeth_qdio_out_buffer *buf,
3959 bool is_first_elem, unsigned int offset)
3960{
3961 struct qdio_buffer *buffer = buf->buffer;
3962 int element = buf->next_element_to_fill;
3963 int length = skb_headlen(skb) - offset;
3964 char *data = skb->data + offset;
3965 int length_here, cnt;
3966
3967
3968 while (length > 0) {
3969
3970 length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
3971 if (length < length_here)
3972 length_here = length;
3973
3974 buffer->element[element].addr = data;
3975 buffer->element[element].length = length_here;
3976 length -= length_here;
3977 if (is_first_elem) {
3978 is_first_elem = false;
3979 if (length || skb_is_nonlinear(skb))
3980
3981 buffer->element[element].eflags =
3982 SBAL_EFLAGS_FIRST_FRAG;
3983 else
3984 buffer->element[element].eflags = 0;
3985 } else {
3986 buffer->element[element].eflags =
3987 SBAL_EFLAGS_MIDDLE_FRAG;
3988 }
3989 data += length_here;
3990 element++;
3991 }
3992
3993
3994 for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
3995 skb_frag_t *frag = &skb_shinfo(skb)->frags[cnt];
3996
3997 data = skb_frag_address(frag);
3998 length = skb_frag_size(frag);
3999 while (length > 0) {
4000 length_here = PAGE_SIZE -
4001 ((unsigned long) data % PAGE_SIZE);
4002 if (length < length_here)
4003 length_here = length;
4004
4005 buffer->element[element].addr = data;
4006 buffer->element[element].length = length_here;
4007 buffer->element[element].eflags =
4008 SBAL_EFLAGS_MIDDLE_FRAG;
4009 length -= length_here;
4010 data += length_here;
4011 element++;
4012 }
4013 }
4014
4015 if (buffer->element[element - 1].eflags)
4016 buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
4017 buf->next_element_to_fill = element;
4018}
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030static int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
4031 struct qeth_qdio_out_buffer *buf,
4032 struct sk_buff *skb, struct qeth_hdr *hdr,
4033 unsigned int offset, unsigned int hd_len)
4034{
4035 struct qdio_buffer *buffer = buf->buffer;
4036 bool is_first_elem = true;
4037 int flush_cnt = 0;
4038
4039 refcount_inc(&skb->users);
4040 skb_queue_tail(&buf->skb_list, skb);
4041
4042
4043 if (hd_len) {
4044 int element = buf->next_element_to_fill;
4045 is_first_elem = false;
4046
4047 buffer->element[element].addr = hdr;
4048 buffer->element[element].length = hd_len;
4049 buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
4050
4051 buf->is_header[element] = ((void *)hdr != skb->data);
4052 buf->next_element_to_fill++;
4053 }
4054
4055 __qeth_fill_buffer(skb, buf, is_first_elem, offset);
4056
4057 if (!queue->do_pack) {
4058 QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
4059
4060 atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
4061 flush_cnt = 1;
4062 } else {
4063 QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
4064 if (queue->card->options.performance_stats)
4065 queue->card->perf_stats.skbs_sent_pack++;
4066 if (buf->next_element_to_fill >=
4067 QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
4068
4069
4070
4071
4072 atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
4073 flush_cnt = 1;
4074 }
4075 }
4076 return flush_cnt;
4077}
4078
4079int qeth_do_send_packet_fast(struct qeth_qdio_out_q *queue, struct sk_buff *skb,
4080 struct qeth_hdr *hdr, unsigned int offset,
4081 unsigned int hd_len)
4082{
4083 int index = queue->next_buf_to_fill;
4084 struct qeth_qdio_out_buffer *buffer = queue->bufs[index];
4085
4086
4087
4088
4089
4090 if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
4091 return -EBUSY;
4092 queue->next_buf_to_fill = (index + 1) % QDIO_MAX_BUFFERS_PER_Q;
4093 qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
4094 qeth_flush_buffers(queue, index, 1);
4095 return 0;
4096}
4097EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
4098
4099int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
4100 struct sk_buff *skb, struct qeth_hdr *hdr,
4101 unsigned int offset, unsigned int hd_len,
4102 int elements_needed)
4103{
4104 struct qeth_qdio_out_buffer *buffer;
4105 int start_index;
4106 int flush_count = 0;
4107 int do_pack = 0;
4108 int tmp;
4109 int rc = 0;
4110
4111
4112 while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
4113 QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
4114 start_index = queue->next_buf_to_fill;
4115 buffer = queue->bufs[queue->next_buf_to_fill];
4116
4117
4118
4119
4120 if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
4121 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
4122 return -EBUSY;
4123 }
4124
4125 qeth_switch_to_packing_if_needed(queue);
4126 if (queue->do_pack) {
4127 do_pack = 1;
4128
4129 if ((QETH_MAX_BUFFER_ELEMENTS(card) -
4130 buffer->next_element_to_fill) < elements_needed) {
4131
4132 atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
4133 flush_count++;
4134 queue->next_buf_to_fill =
4135 (queue->next_buf_to_fill + 1) %
4136 QDIO_MAX_BUFFERS_PER_Q;
4137 buffer = queue->bufs[queue->next_buf_to_fill];
4138
4139
4140 if (atomic_read(&buffer->state) !=
4141 QETH_QDIO_BUF_EMPTY) {
4142 qeth_flush_buffers(queue, start_index,
4143 flush_count);
4144 atomic_set(&queue->state,
4145 QETH_OUT_Q_UNLOCKED);
4146 rc = -EBUSY;
4147 goto out;
4148 }
4149 }
4150 }
4151 tmp = qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
4152 queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
4153 QDIO_MAX_BUFFERS_PER_Q;
4154 flush_count += tmp;
4155 if (flush_count)
4156 qeth_flush_buffers(queue, start_index, flush_count);
4157 else if (!atomic_read(&queue->set_pci_flags_count))
4158 atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
4159
4160
4161
4162
4163
4164
4165 while (atomic_dec_return(&queue->state)) {
4166 start_index = queue->next_buf_to_fill;
4167
4168 tmp = qeth_switch_to_nonpacking_if_needed(queue);
4169
4170
4171
4172
4173 if (!tmp && !atomic_read(&queue->set_pci_flags_count))
4174 tmp = qeth_prep_flush_pack_buffer(queue);
4175 if (tmp) {
4176 qeth_flush_buffers(queue, start_index, tmp);
4177 flush_count += tmp;
4178 }
4179 }
4180out:
4181
4182 if (queue->card->options.performance_stats && do_pack)
4183 queue->card->perf_stats.bufs_sent_pack += flush_count;
4184
4185 return rc;
4186}
4187EXPORT_SYMBOL_GPL(qeth_do_send_packet);
4188
4189static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
4190 struct qeth_reply *reply, unsigned long data)
4191{
4192 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
4193 struct qeth_ipacmd_setadpparms *setparms;
4194
4195 QETH_CARD_TEXT(card, 4, "prmadpcb");
4196
4197 setparms = &(cmd->data.setadapterparms);
4198 if (qeth_setadpparms_inspect_rc(cmd)) {
4199 QETH_CARD_TEXT_(card, 4, "prmrc%x", cmd->hdr.return_code);
4200 setparms->data.mode = SET_PROMISC_MODE_OFF;
4201 }
4202 card->info.promisc_mode = setparms->data.mode;
4203 return 0;
4204}
4205
4206void qeth_setadp_promisc_mode(struct qeth_card *card)
4207{
4208 enum qeth_ipa_promisc_modes mode;
4209 struct net_device *dev = card->dev;
4210 struct qeth_cmd_buffer *iob;
4211 struct qeth_ipa_cmd *cmd;
4212
4213 QETH_CARD_TEXT(card, 4, "setprom");
4214
4215 if (((dev->flags & IFF_PROMISC) &&
4216 (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
4217 (!(dev->flags & IFF_PROMISC) &&
4218 (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
4219 return;
4220 mode = SET_PROMISC_MODE_OFF;
4221 if (dev->flags & IFF_PROMISC)
4222 mode = SET_PROMISC_MODE_ON;
4223 QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
4224
4225 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
4226 sizeof(struct qeth_ipacmd_setadpparms_hdr) + 8);
4227 if (!iob)
4228 return;
4229 cmd = __ipa_cmd(iob);
4230 cmd->data.setadapterparms.data.mode = mode;
4231 qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
4232}
4233EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
4234
4235int qeth_change_mtu(struct net_device *dev, int new_mtu)
4236{
4237 struct qeth_card *card;
4238 char dbf_text[15];
4239
4240 card = dev->ml_priv;
4241
4242 QETH_CARD_TEXT(card, 4, "chgmtu");
4243 sprintf(dbf_text, "%8x", new_mtu);
4244 QETH_CARD_TEXT(card, 4, dbf_text);
4245
4246 if (!qeth_mtu_is_valid(card, new_mtu))
4247 return -EINVAL;
4248 dev->mtu = new_mtu;
4249 return 0;
4250}
4251EXPORT_SYMBOL_GPL(qeth_change_mtu);
4252
4253struct net_device_stats *qeth_get_stats(struct net_device *dev)
4254{
4255 struct qeth_card *card;
4256
4257 card = dev->ml_priv;
4258
4259 QETH_CARD_TEXT(card, 5, "getstat");
4260
4261 return &card->stats;
4262}
4263EXPORT_SYMBOL_GPL(qeth_get_stats);
4264
4265static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
4266 struct qeth_reply *reply, unsigned long data)
4267{
4268 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
4269
4270 QETH_CARD_TEXT(card, 4, "chgmaccb");
4271 if (qeth_setadpparms_inspect_rc(cmd))
4272 return 0;
4273
4274 if (!card->options.layer2 ||
4275 !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
4276 ether_addr_copy(card->dev->dev_addr,
4277 cmd->data.setadapterparms.data.change_addr.addr);
4278 card->info.mac_bits |= QETH_LAYER2_MAC_READ;
4279 }
4280 return 0;
4281}
4282
4283int qeth_setadpparms_change_macaddr(struct qeth_card *card)
4284{
4285 int rc;
4286 struct qeth_cmd_buffer *iob;
4287 struct qeth_ipa_cmd *cmd;
4288
4289 QETH_CARD_TEXT(card, 4, "chgmac");
4290
4291 iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
4292 sizeof(struct qeth_ipacmd_setadpparms_hdr) +
4293 sizeof(struct qeth_change_addr));
4294 if (!iob)
4295 return -ENOMEM;
4296 cmd = __ipa_cmd(iob);
4297 cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
4298 cmd->data.setadapterparms.data.change_addr.addr_size = ETH_ALEN;
4299 ether_addr_copy(cmd->data.setadapterparms.data.change_addr.addr,
4300 card->dev->dev_addr);
4301 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
4302 NULL);
4303 return rc;
4304}
4305EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
4306
4307static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
4308 struct qeth_reply *reply, unsigned long data)
4309{
4310 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
4311 struct qeth_set_access_ctrl *access_ctrl_req;
4312 int fallback = *(int *)reply->param;
4313
4314 QETH_CARD_TEXT(card, 4, "setaccb");
4315 if (cmd->hdr.return_code)
4316 return 0;
4317 qeth_setadpparms_inspect_rc(cmd);
4318
4319 access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
4320 QETH_DBF_TEXT_(SETUP, 2, "setaccb");
4321 QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
4322 QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
4323 cmd->data.setadapterparms.hdr.return_code);
4324 if (cmd->data.setadapterparms.hdr.return_code !=
4325 SET_ACCESS_CTRL_RC_SUCCESS)
4326 QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
4327 card->gdev->dev.kobj.name,
4328 access_ctrl_req->subcmd_code,
4329 cmd->data.setadapterparms.hdr.return_code);
4330 switch (cmd->data.setadapterparms.hdr.return_code) {
4331 case SET_ACCESS_CTRL_RC_SUCCESS:
4332 if (card->options.isolation == ISOLATION_MODE_NONE) {
4333 dev_info(&card->gdev->dev,
4334 "QDIO data connection isolation is deactivated\n");
4335 } else {
4336 dev_info(&card->gdev->dev,
4337 "QDIO data connection isolation is activated\n");
4338 }
4339 break;
4340 case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
4341 QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already "
4342 "deactivated\n", dev_name(&card->gdev->dev));
4343 if (fallback)
4344 card->options.isolation = card->options.prev_isolation;
4345 break;
4346 case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
4347 QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already"
4348 " activated\n", dev_name(&card->gdev->dev));
4349 if (fallback)
4350 card->options.isolation = card->options.prev_isolation;
4351 break;
4352 case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
4353 dev_err(&card->gdev->dev, "Adapter does not "
4354 "support QDIO data connection isolation\n");
4355 break;
4356 case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
4357 dev_err(&card->gdev->dev,
4358 "Adapter is dedicated. "
4359 "QDIO data connection isolation not supported\n");
4360 if (fallback)
4361 card->options.isolation = card->options.prev_isolation;
4362 break;
4363 case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
4364 dev_err(&card->gdev->dev,
4365 "TSO does not permit QDIO data connection isolation\n");
4366 if (fallback)
4367 card->options.isolation = card->options.prev_isolation;
4368 break;
4369 case SET_ACCESS_CTRL_RC_REFLREL_UNSUPPORTED:
4370 dev_err(&card->gdev->dev, "The adjacent switch port does not "
4371 "support reflective relay mode\n");
4372 if (fallback)
4373 card->options.isolation = card->options.prev_isolation;
4374 break;
4375 case SET_ACCESS_CTRL_RC_REFLREL_FAILED:
4376 dev_err(&card->gdev->dev, "The reflective relay mode cannot be "
4377 "enabled at the adjacent switch port");
4378 if (fallback)
4379 card->options.isolation = card->options.prev_isolation;
4380 break;
4381 case SET_ACCESS_CTRL_RC_REFLREL_DEACT_FAILED:
4382 dev_warn(&card->gdev->dev, "Turning off reflective relay mode "
4383 "at the adjacent switch failed\n");
4384 break;
4385 default:
4386
4387 if (fallback)
4388 card->options.isolation = card->options.prev_isolation;
4389 break;
4390 }
4391 return 0;
4392}
4393
4394static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
4395 enum qeth_ipa_isolation_modes isolation, int fallback)
4396{
4397 int rc;
4398 struct qeth_cmd_buffer *iob;
4399 struct qeth_ipa_cmd *cmd;
4400 struct qeth_set_access_ctrl *access_ctrl_req;
4401
4402 QETH_CARD_TEXT(card, 4, "setacctl");
4403
4404 QETH_DBF_TEXT_(SETUP, 2, "setacctl");
4405 QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
4406
4407 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
4408 sizeof(struct qeth_ipacmd_setadpparms_hdr) +
4409 sizeof(struct qeth_set_access_ctrl));
4410 if (!iob)
4411 return -ENOMEM;
4412 cmd = __ipa_cmd(iob);
4413 access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
4414 access_ctrl_req->subcmd_code = isolation;
4415
4416 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
4417 &fallback);
4418 QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
4419 return rc;
4420}
4421
4422int qeth_set_access_ctrl_online(struct qeth_card *card, int fallback)
4423{
4424 int rc = 0;
4425
4426 QETH_CARD_TEXT(card, 4, "setactlo");
4427
4428 if ((card->info.type == QETH_CARD_TYPE_OSD ||
4429 card->info.type == QETH_CARD_TYPE_OSX) &&
4430 qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
4431 rc = qeth_setadpparms_set_access_ctrl(card,
4432 card->options.isolation, fallback);
4433 if (rc) {
4434 QETH_DBF_MESSAGE(3,
4435 "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
4436 card->gdev->dev.kobj.name,
4437 rc);
4438 rc = -EOPNOTSUPP;
4439 }
4440 } else if (card->options.isolation != ISOLATION_MODE_NONE) {
4441 card->options.isolation = ISOLATION_MODE_NONE;
4442
4443 dev_err(&card->gdev->dev, "Adapter does not "
4444 "support QDIO data connection isolation\n");
4445 rc = -EOPNOTSUPP;
4446 }
4447 return rc;
4448}
4449EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
4450
4451void qeth_tx_timeout(struct net_device *dev)
4452{
4453 struct qeth_card *card;
4454
4455 card = dev->ml_priv;
4456 QETH_CARD_TEXT(card, 4, "txtimeo");
4457 card->stats.tx_errors++;
4458 qeth_schedule_recovery(card);
4459}
4460EXPORT_SYMBOL_GPL(qeth_tx_timeout);
4461
4462static int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
4463{
4464 struct qeth_card *card = dev->ml_priv;
4465 int rc = 0;
4466
4467 switch (regnum) {
4468 case MII_BMCR:
4469 rc = BMCR_FULLDPLX;
4470 if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
4471 (card->info.link_type != QETH_LINK_TYPE_OSN) &&
4472 (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
4473 rc |= BMCR_SPEED100;
4474 break;
4475 case MII_BMSR:
4476 rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
4477 BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
4478 BMSR_100BASE4;
4479 break;
4480 case MII_PHYSID1:
4481 rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
4482 dev->dev_addr[2];
4483 rc = (rc >> 5) & 0xFFFF;
4484 break;
4485 case MII_PHYSID2:
4486 rc = (dev->dev_addr[2] << 10) & 0xFFFF;
4487 break;
4488 case MII_ADVERTISE:
4489 rc = ADVERTISE_ALL;
4490 break;
4491 case MII_LPA:
4492 rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
4493 LPA_100BASE4 | LPA_LPACK;
4494 break;
4495 case MII_EXPANSION:
4496 break;
4497 case MII_DCOUNTER:
4498 break;
4499 case MII_FCSCOUNTER:
4500 break;
4501 case MII_NWAYTEST:
4502 break;
4503 case MII_RERRCOUNTER:
4504 rc = card->stats.rx_errors;
4505 break;
4506 case MII_SREVISION:
4507 break;
4508 case MII_RESV1:
4509 break;
4510 case MII_LBRERROR:
4511 break;
4512 case MII_PHYADDR:
4513 break;
4514 case MII_RESV2:
4515 break;
4516 case MII_TPISTATUS:
4517 break;
4518 case MII_NCONFIG:
4519 break;
4520 default:
4521 break;
4522 }
4523 return rc;
4524}
4525
4526static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
4527 struct qeth_cmd_buffer *iob, int len,
4528 int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
4529 unsigned long),
4530 void *reply_param)
4531{
4532 u16 s1, s2;
4533
4534 QETH_CARD_TEXT(card, 4, "sendsnmp");
4535
4536 memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
4537 memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
4538 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
4539
4540 s1 = (u32) IPA_PDU_HEADER_SIZE + len;
4541 s2 = (u32) len;
4542 memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
4543 memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
4544 memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
4545 memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
4546 return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
4547 reply_cb, reply_param);
4548}
4549
4550static int qeth_snmp_command_cb(struct qeth_card *card,
4551 struct qeth_reply *reply, unsigned long sdata)
4552{
4553 struct qeth_ipa_cmd *cmd;
4554 struct qeth_arp_query_info *qinfo;
4555 struct qeth_snmp_cmd *snmp;
4556 unsigned char *data;
4557 __u16 data_len;
4558
4559 QETH_CARD_TEXT(card, 3, "snpcmdcb");
4560
4561 cmd = (struct qeth_ipa_cmd *) sdata;
4562 data = (unsigned char *)((char *)cmd - reply->offset);
4563 qinfo = (struct qeth_arp_query_info *) reply->param;
4564 snmp = &cmd->data.setadapterparms.data.snmp;
4565
4566 if (cmd->hdr.return_code) {
4567 QETH_CARD_TEXT_(card, 4, "scer1%x", cmd->hdr.return_code);
4568 return 0;
4569 }
4570 if (cmd->data.setadapterparms.hdr.return_code) {
4571 cmd->hdr.return_code =
4572 cmd->data.setadapterparms.hdr.return_code;
4573 QETH_CARD_TEXT_(card, 4, "scer2%x", cmd->hdr.return_code);
4574 return 0;
4575 }
4576 data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
4577 if (cmd->data.setadapterparms.hdr.seq_no == 1)
4578 data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
4579 else
4580 data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
4581
4582
4583 if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
4584 QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
4585 cmd->hdr.return_code = IPA_RC_ENOMEM;
4586 return 0;
4587 }
4588 QETH_CARD_TEXT_(card, 4, "snore%i",
4589 cmd->data.setadapterparms.hdr.used_total);
4590 QETH_CARD_TEXT_(card, 4, "sseqn%i",
4591 cmd->data.setadapterparms.hdr.seq_no);
4592
4593 if (cmd->data.setadapterparms.hdr.seq_no == 1) {
4594 memcpy(qinfo->udata + qinfo->udata_offset,
4595 (char *)snmp,
4596 data_len + offsetof(struct qeth_snmp_cmd, data));
4597 qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
4598 } else {
4599 memcpy(qinfo->udata + qinfo->udata_offset,
4600 (char *)&snmp->request, data_len);
4601 }
4602 qinfo->udata_offset += data_len;
4603
4604 QETH_CARD_TEXT_(card, 4, "srtot%i",
4605 cmd->data.setadapterparms.hdr.used_total);
4606 QETH_CARD_TEXT_(card, 4, "srseq%i",
4607 cmd->data.setadapterparms.hdr.seq_no);
4608 if (cmd->data.setadapterparms.hdr.seq_no <
4609 cmd->data.setadapterparms.hdr.used_total)
4610 return 1;
4611 return 0;
4612}
4613
4614static int qeth_snmp_command(struct qeth_card *card, char __user *udata)
4615{
4616 struct qeth_cmd_buffer *iob;
4617 struct qeth_ipa_cmd *cmd;
4618 struct qeth_snmp_ureq *ureq;
4619 unsigned int req_len;
4620 struct qeth_arp_query_info qinfo = {0, };
4621 int rc = 0;
4622
4623 QETH_CARD_TEXT(card, 3, "snmpcmd");
4624
4625 if (card->info.guestlan)
4626 return -EOPNOTSUPP;
4627
4628 if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
4629 (!card->options.layer2)) {
4630 return -EOPNOTSUPP;
4631 }
4632
4633 if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
4634 return -EFAULT;
4635 if (req_len > (QETH_BUFSIZE - IPA_PDU_HEADER_SIZE -
4636 sizeof(struct qeth_ipacmd_hdr) -
4637 sizeof(struct qeth_ipacmd_setadpparms_hdr)))
4638 return -EINVAL;
4639 ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
4640 if (IS_ERR(ureq)) {
4641 QETH_CARD_TEXT(card, 2, "snmpnome");
4642 return PTR_ERR(ureq);
4643 }
4644 qinfo.udata_len = ureq->hdr.data_len;
4645 qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
4646 if (!qinfo.udata) {
4647 kfree(ureq);
4648 return -ENOMEM;
4649 }
4650 qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
4651
4652 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
4653 QETH_SNMP_SETADP_CMDLENGTH + req_len);
4654 if (!iob) {
4655 rc = -ENOMEM;
4656 goto out;
4657 }
4658 cmd = __ipa_cmd(iob);
4659 memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
4660 rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
4661 qeth_snmp_command_cb, (void *)&qinfo);
4662 if (rc)
4663 QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
4664 QETH_CARD_IFNAME(card), rc);
4665 else {
4666 if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
4667 rc = -EFAULT;
4668 }
4669out:
4670 kfree(ureq);
4671 kfree(qinfo.udata);
4672 return rc;
4673}
4674
4675static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
4676 struct qeth_reply *reply, unsigned long data)
4677{
4678 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *)data;
4679 struct qeth_qoat_priv *priv;
4680 char *resdata;
4681 int resdatalen;
4682
4683 QETH_CARD_TEXT(card, 3, "qoatcb");
4684 if (qeth_setadpparms_inspect_rc(cmd))
4685 return 0;
4686
4687 priv = (struct qeth_qoat_priv *)reply->param;
4688 resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
4689 resdata = (char *)data + 28;
4690
4691 if (resdatalen > (priv->buffer_len - priv->response_len)) {
4692 cmd->hdr.return_code = IPA_RC_FFFF;
4693 return 0;
4694 }
4695
4696 memcpy((priv->buffer + priv->response_len), resdata,
4697 resdatalen);
4698 priv->response_len += resdatalen;
4699
4700 if (cmd->data.setadapterparms.hdr.seq_no <
4701 cmd->data.setadapterparms.hdr.used_total)
4702 return 1;
4703 return 0;
4704}
4705
4706static int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
4707{
4708 int rc = 0;
4709 struct qeth_cmd_buffer *iob;
4710 struct qeth_ipa_cmd *cmd;
4711 struct qeth_query_oat *oat_req;
4712 struct qeth_query_oat_data oat_data;
4713 struct qeth_qoat_priv priv;
4714 void __user *tmp;
4715
4716 QETH_CARD_TEXT(card, 3, "qoatcmd");
4717
4718 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
4719 rc = -EOPNOTSUPP;
4720 goto out;
4721 }
4722
4723 if (copy_from_user(&oat_data, udata,
4724 sizeof(struct qeth_query_oat_data))) {
4725 rc = -EFAULT;
4726 goto out;
4727 }
4728
4729 priv.buffer_len = oat_data.buffer_len;
4730 priv.response_len = 0;
4731 priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
4732 if (!priv.buffer) {
4733 rc = -ENOMEM;
4734 goto out;
4735 }
4736
4737 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
4738 sizeof(struct qeth_ipacmd_setadpparms_hdr) +
4739 sizeof(struct qeth_query_oat));
4740 if (!iob) {
4741 rc = -ENOMEM;
4742 goto out_free;
4743 }
4744 cmd = __ipa_cmd(iob);
4745 oat_req = &cmd->data.setadapterparms.data.query_oat;
4746 oat_req->subcmd_code = oat_data.command;
4747
4748 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
4749 &priv);
4750 if (!rc) {
4751 if (is_compat_task())
4752 tmp = compat_ptr(oat_data.ptr);
4753 else
4754 tmp = (void __user *)(unsigned long)oat_data.ptr;
4755
4756 if (copy_to_user(tmp, priv.buffer,
4757 priv.response_len)) {
4758 rc = -EFAULT;
4759 goto out_free;
4760 }
4761
4762 oat_data.response_len = priv.response_len;
4763
4764 if (copy_to_user(udata, &oat_data,
4765 sizeof(struct qeth_query_oat_data)))
4766 rc = -EFAULT;
4767 } else
4768 if (rc == IPA_RC_FFFF)
4769 rc = -EFAULT;
4770
4771out_free:
4772 kfree(priv.buffer);
4773out:
4774 return rc;
4775}
4776
4777static int qeth_query_card_info_cb(struct qeth_card *card,
4778 struct qeth_reply *reply, unsigned long data)
4779{
4780 struct carrier_info *carrier_info = (struct carrier_info *)reply->param;
4781 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *)data;
4782 struct qeth_query_card_info *card_info;
4783
4784 QETH_CARD_TEXT(card, 2, "qcrdincb");
4785 if (qeth_setadpparms_inspect_rc(cmd))
4786 return 0;
4787
4788 card_info = &cmd->data.setadapterparms.data.card_info;
4789 carrier_info->card_type = card_info->card_type;
4790 carrier_info->port_mode = card_info->port_mode;
4791 carrier_info->port_speed = card_info->port_speed;
4792 return 0;
4793}
4794
4795static int qeth_query_card_info(struct qeth_card *card,
4796 struct carrier_info *carrier_info)
4797{
4798 struct qeth_cmd_buffer *iob;
4799
4800 QETH_CARD_TEXT(card, 2, "qcrdinfo");
4801 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_CARD_INFO))
4802 return -EOPNOTSUPP;
4803 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_CARD_INFO,
4804 sizeof(struct qeth_ipacmd_setadpparms_hdr));
4805 if (!iob)
4806 return -ENOMEM;
4807 return qeth_send_ipa_cmd(card, iob, qeth_query_card_info_cb,
4808 (void *)carrier_info);
4809}
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819int qeth_vm_request_mac(struct qeth_card *card)
4820{
4821 struct diag26c_mac_resp *response;
4822 struct diag26c_mac_req *request;
4823 struct ccw_dev_id id;
4824 int rc;
4825
4826 QETH_DBF_TEXT(SETUP, 2, "vmreqmac");
4827
4828 if (!card->dev)
4829 return -ENODEV;
4830
4831 request = kzalloc(sizeof(*request), GFP_KERNEL | GFP_DMA);
4832 response = kzalloc(sizeof(*response), GFP_KERNEL | GFP_DMA);
4833 if (!request || !response) {
4834 rc = -ENOMEM;
4835 goto out;
4836 }
4837
4838 ccw_device_get_id(CARD_RDEV(card), &id);
4839 request->resp_buf_len = sizeof(*response);
4840 request->resp_version = DIAG26C_VERSION2;
4841 request->op_code = DIAG26C_GET_MAC;
4842 request->devno = id.devno;
4843
4844 QETH_DBF_HEX(CTRL, 2, request, sizeof(*request));
4845 rc = diag26c(request, response, DIAG26C_MAC_SERVICES);
4846 QETH_DBF_HEX(CTRL, 2, request, sizeof(*request));
4847 if (rc)
4848 goto out;
4849 QETH_DBF_HEX(CTRL, 2, response, sizeof(*response));
4850
4851 if (request->resp_buf_len < sizeof(*response) ||
4852 response->version != request->resp_version) {
4853 rc = -EIO;
4854 QETH_DBF_TEXT(SETUP, 2, "badresp");
4855 QETH_DBF_HEX(SETUP, 2, &request->resp_buf_len,
4856 sizeof(request->resp_buf_len));
4857 } else if (!is_valid_ether_addr(response->mac)) {
4858 rc = -EINVAL;
4859 QETH_DBF_TEXT(SETUP, 2, "badmac");
4860 QETH_DBF_HEX(SETUP, 2, response->mac, ETH_ALEN);
4861 } else {
4862 ether_addr_copy(card->dev->dev_addr, response->mac);
4863 }
4864
4865out:
4866 kfree(response);
4867 kfree(request);
4868 return rc;
4869}
4870EXPORT_SYMBOL_GPL(qeth_vm_request_mac);
4871
4872static int qeth_get_qdio_q_format(struct qeth_card *card)
4873{
4874 if (card->info.type == QETH_CARD_TYPE_IQD)
4875 return QDIO_IQDIO_QFMT;
4876 else
4877 return QDIO_QETH_QFMT;
4878}
4879
4880static void qeth_determine_capabilities(struct qeth_card *card)
4881{
4882 int rc;
4883 int length;
4884 char *prcd;
4885 struct ccw_device *ddev;
4886 int ddev_offline = 0;
4887
4888 QETH_DBF_TEXT(SETUP, 2, "detcapab");
4889 ddev = CARD_DDEV(card);
4890 if (!ddev->online) {
4891 ddev_offline = 1;
4892 rc = ccw_device_set_online(ddev);
4893 if (rc) {
4894 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
4895 goto out;
4896 }
4897 }
4898
4899 rc = qeth_read_conf_data(card, (void **) &prcd, &length);
4900 if (rc) {
4901 QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
4902 dev_name(&card->gdev->dev), rc);
4903 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
4904 goto out_offline;
4905 }
4906 qeth_configure_unitaddr(card, prcd);
4907 if (ddev_offline)
4908 qeth_configure_blkt_default(card, prcd);
4909 kfree(prcd);
4910
4911 rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
4912 if (rc)
4913 QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
4914
4915 QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
4916 QETH_DBF_TEXT_(SETUP, 2, "ac1:%02x", card->ssqd.qdioac1);
4917 QETH_DBF_TEXT_(SETUP, 2, "ac2:%04x", card->ssqd.qdioac2);
4918 QETH_DBF_TEXT_(SETUP, 2, "ac3:%04x", card->ssqd.qdioac3);
4919 QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
4920 if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
4921 ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
4922 ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
4923 dev_info(&card->gdev->dev,
4924 "Completion Queueing supported\n");
4925 } else {
4926 card->options.cq = QETH_CQ_NOTAVAILABLE;
4927 }
4928
4929
4930out_offline:
4931 if (ddev_offline == 1)
4932 ccw_device_set_offline(ddev);
4933out:
4934 return;
4935}
4936
4937static void qeth_qdio_establish_cq(struct qeth_card *card,
4938 struct qdio_buffer **in_sbal_ptrs,
4939 void (**queue_start_poll)
4940 (struct ccw_device *, int,
4941 unsigned long))
4942{
4943 int i;
4944
4945 if (card->options.cq == QETH_CQ_ENABLED) {
4946 int offset = QDIO_MAX_BUFFERS_PER_Q *
4947 (card->qdio.no_in_queues - 1);
4948 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
4949 in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
4950 virt_to_phys(card->qdio.c_q->bufs[i].buffer);
4951 }
4952
4953 queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
4954 }
4955}
4956
4957static int qeth_qdio_establish(struct qeth_card *card)
4958{
4959 struct qdio_initialize init_data;
4960 char *qib_param_field;
4961 struct qdio_buffer **in_sbal_ptrs;
4962 void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
4963 struct qdio_buffer **out_sbal_ptrs;
4964 int i, j, k;
4965 int rc = 0;
4966
4967 QETH_DBF_TEXT(SETUP, 2, "qdioest");
4968
4969 qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
4970 GFP_KERNEL);
4971 if (!qib_param_field) {
4972 rc = -ENOMEM;
4973 goto out_free_nothing;
4974 }
4975
4976 qeth_create_qib_param_field(card, qib_param_field);
4977 qeth_create_qib_param_field_blkt(card, qib_param_field);
4978
4979 in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
4980 QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
4981 GFP_KERNEL);
4982 if (!in_sbal_ptrs) {
4983 rc = -ENOMEM;
4984 goto out_free_qib_param;
4985 }
4986 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
4987 in_sbal_ptrs[i] = (struct qdio_buffer *)
4988 virt_to_phys(card->qdio.in_q->bufs[i].buffer);
4989 }
4990
4991 queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
4992 GFP_KERNEL);
4993 if (!queue_start_poll) {
4994 rc = -ENOMEM;
4995 goto out_free_in_sbals;
4996 }
4997 for (i = 0; i < card->qdio.no_in_queues; ++i)
4998 queue_start_poll[i] = card->discipline->start_poll;
4999
5000 qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
5001
5002 out_sbal_ptrs =
5003 kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
5004 sizeof(void *), GFP_KERNEL);
5005 if (!out_sbal_ptrs) {
5006 rc = -ENOMEM;
5007 goto out_free_queue_start_poll;
5008 }
5009 for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
5010 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
5011 out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
5012 card->qdio.out_qs[i]->bufs[j]->buffer);
5013 }
5014
5015 memset(&init_data, 0, sizeof(struct qdio_initialize));
5016 init_data.cdev = CARD_DDEV(card);
5017 init_data.q_format = qeth_get_qdio_q_format(card);
5018 init_data.qib_param_field_format = 0;
5019 init_data.qib_param_field = qib_param_field;
5020 init_data.no_input_qs = card->qdio.no_in_queues;
5021 init_data.no_output_qs = card->qdio.no_out_queues;
5022 init_data.input_handler = card->discipline->input_handler;
5023 init_data.output_handler = card->discipline->output_handler;
5024 init_data.queue_start_poll_array = queue_start_poll;
5025 init_data.int_parm = (unsigned long) card;
5026 init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
5027 init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
5028 init_data.output_sbal_state_array = card->qdio.out_bufstates;
5029 init_data.scan_threshold =
5030 (card->info.type == QETH_CARD_TYPE_IQD) ? 1 : 32;
5031
5032 if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
5033 QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
5034 rc = qdio_allocate(&init_data);
5035 if (rc) {
5036 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
5037 goto out;
5038 }
5039 rc = qdio_establish(&init_data);
5040 if (rc) {
5041 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
5042 qdio_free(CARD_DDEV(card));
5043 }
5044 }
5045
5046 switch (card->options.cq) {
5047 case QETH_CQ_ENABLED:
5048 dev_info(&card->gdev->dev, "Completion Queue support enabled");
5049 break;
5050 case QETH_CQ_DISABLED:
5051 dev_info(&card->gdev->dev, "Completion Queue support disabled");
5052 break;
5053 default:
5054 break;
5055 }
5056out:
5057 kfree(out_sbal_ptrs);
5058out_free_queue_start_poll:
5059 kfree(queue_start_poll);
5060out_free_in_sbals:
5061 kfree(in_sbal_ptrs);
5062out_free_qib_param:
5063 kfree(qib_param_field);
5064out_free_nothing:
5065 return rc;
5066}
5067
5068static void qeth_core_free_card(struct qeth_card *card)
5069{
5070
5071 QETH_DBF_TEXT(SETUP, 2, "freecrd");
5072 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
5073 qeth_clean_channel(&card->read);
5074 qeth_clean_channel(&card->write);
5075 qeth_free_qdio_buffers(card);
5076 unregister_service_level(&card->qeth_service_level);
5077 kfree(card);
5078}
5079
5080void qeth_trace_features(struct qeth_card *card)
5081{
5082 QETH_CARD_TEXT(card, 2, "features");
5083 QETH_CARD_HEX(card, 2, &card->options.ipa4, sizeof(card->options.ipa4));
5084 QETH_CARD_HEX(card, 2, &card->options.ipa6, sizeof(card->options.ipa6));
5085 QETH_CARD_HEX(card, 2, &card->options.adp, sizeof(card->options.adp));
5086 QETH_CARD_HEX(card, 2, &card->info.diagass_support,
5087 sizeof(card->info.diagass_support));
5088}
5089EXPORT_SYMBOL_GPL(qeth_trace_features);
5090
5091static struct ccw_device_id qeth_ids[] = {
5092 {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
5093 .driver_info = QETH_CARD_TYPE_OSD},
5094 {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
5095 .driver_info = QETH_CARD_TYPE_IQD},
5096 {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
5097 .driver_info = QETH_CARD_TYPE_OSN},
5098 {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
5099 .driver_info = QETH_CARD_TYPE_OSM},
5100 {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
5101 .driver_info = QETH_CARD_TYPE_OSX},
5102 {},
5103};
5104MODULE_DEVICE_TABLE(ccw, qeth_ids);
5105
5106static struct ccw_driver qeth_ccw_driver = {
5107 .driver = {
5108 .owner = THIS_MODULE,
5109 .name = "qeth",
5110 },
5111 .ids = qeth_ids,
5112 .probe = ccwgroup_probe_ccwdev,
5113 .remove = ccwgroup_remove_ccwdev,
5114};
5115
5116int qeth_core_hardsetup_card(struct qeth_card *card)
5117{
5118 int retries = 3;
5119 int rc;
5120
5121 QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
5122 atomic_set(&card->force_alloc_skb, 0);
5123 qeth_update_from_chp_desc(card);
5124retry:
5125 if (retries < 3)
5126 QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
5127 dev_name(&card->gdev->dev));
5128 rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
5129 ccw_device_set_offline(CARD_DDEV(card));
5130 ccw_device_set_offline(CARD_WDEV(card));
5131 ccw_device_set_offline(CARD_RDEV(card));
5132 qdio_free(CARD_DDEV(card));
5133 rc = ccw_device_set_online(CARD_RDEV(card));
5134 if (rc)
5135 goto retriable;
5136 rc = ccw_device_set_online(CARD_WDEV(card));
5137 if (rc)
5138 goto retriable;
5139 rc = ccw_device_set_online(CARD_DDEV(card));
5140 if (rc)
5141 goto retriable;
5142retriable:
5143 if (rc == -ERESTARTSYS) {
5144 QETH_DBF_TEXT(SETUP, 2, "break1");
5145 return rc;
5146 } else if (rc) {
5147 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
5148 if (--retries < 0)
5149 goto out;
5150 else
5151 goto retry;
5152 }
5153 qeth_determine_capabilities(card);
5154 qeth_init_tokens(card);
5155 qeth_init_func_level(card);
5156 rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
5157 if (rc == -ERESTARTSYS) {
5158 QETH_DBF_TEXT(SETUP, 2, "break2");
5159 return rc;
5160 } else if (rc) {
5161 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
5162 if (--retries < 0)
5163 goto out;
5164 else
5165 goto retry;
5166 }
5167 rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
5168 if (rc == -ERESTARTSYS) {
5169 QETH_DBF_TEXT(SETUP, 2, "break3");
5170 return rc;
5171 } else if (rc) {
5172 QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
5173 if (--retries < 0)
5174 goto out;
5175 else
5176 goto retry;
5177 }
5178 card->read_or_write_problem = 0;
5179 rc = qeth_mpc_initialize(card);
5180 if (rc) {
5181 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
5182 goto out;
5183 }
5184
5185 rc = qeth_send_startlan(card);
5186 if (rc) {
5187 QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
5188 if (rc == IPA_RC_LAN_OFFLINE) {
5189 dev_warn(&card->gdev->dev,
5190 "The LAN is offline\n");
5191 card->lan_online = 0;
5192 } else {
5193 rc = -ENODEV;
5194 goto out;
5195 }
5196 } else
5197 card->lan_online = 1;
5198
5199 card->options.ipa4.supported_funcs = 0;
5200 card->options.ipa6.supported_funcs = 0;
5201 card->options.adp.supported_funcs = 0;
5202 card->options.sbp.supported_funcs = 0;
5203 card->info.diagass_support = 0;
5204 rc = qeth_query_ipassists(card, QETH_PROT_IPV4);
5205 if (rc == -ENOMEM)
5206 goto out;
5207 if (qeth_is_supported(card, IPA_SETADAPTERPARMS)) {
5208 rc = qeth_query_setadapterparms(card);
5209 if (rc < 0) {
5210 QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
5211 goto out;
5212 }
5213 }
5214 if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST)) {
5215 rc = qeth_query_setdiagass(card);
5216 if (rc < 0) {
5217 QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
5218 goto out;
5219 }
5220 }
5221 return 0;
5222out:
5223 dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
5224 "an error on the device\n");
5225 QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
5226 dev_name(&card->gdev->dev), rc);
5227 return rc;
5228}
5229EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
5230
5231static void qeth_create_skb_frag(struct qdio_buffer_element *element,
5232 struct sk_buff *skb, int offset, int data_len)
5233{
5234 struct page *page = virt_to_page(element->addr);
5235 unsigned int next_frag;
5236
5237
5238 if (!skb->len) {
5239 unsigned int linear = min(data_len, skb_tailroom(skb));
5240
5241 skb_put_data(skb, element->addr + offset, linear);
5242 data_len -= linear;
5243 if (!data_len)
5244 return;
5245 offset += linear;
5246
5247 }
5248
5249 next_frag = skb_shinfo(skb)->nr_frags;
5250 get_page(page);
5251 skb_add_rx_frag(skb, next_frag, page, offset, data_len, data_len);
5252}
5253
5254static inline int qeth_is_last_sbale(struct qdio_buffer_element *sbale)
5255{
5256 return (sbale->eflags & SBAL_EFLAGS_LAST_ENTRY);
5257}
5258
5259struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
5260 struct qeth_qdio_buffer *qethbuffer,
5261 struct qdio_buffer_element **__element, int *__offset,
5262 struct qeth_hdr **hdr)
5263{
5264 struct qdio_buffer_element *element = *__element;
5265 struct qdio_buffer *buffer = qethbuffer->buffer;
5266 int offset = *__offset;
5267 struct sk_buff *skb;
5268 int skb_len = 0;
5269 void *data_ptr;
5270 int data_len;
5271 int headroom = 0;
5272 int use_rx_sg = 0;
5273
5274
5275 while (element->length < offset + sizeof(struct qeth_hdr)) {
5276 if (qeth_is_last_sbale(element))
5277 return NULL;
5278 element++;
5279 offset = 0;
5280 }
5281 *hdr = element->addr + offset;
5282
5283 offset += sizeof(struct qeth_hdr);
5284 switch ((*hdr)->hdr.l2.id) {
5285 case QETH_HEADER_TYPE_LAYER2:
5286 skb_len = (*hdr)->hdr.l2.pkt_length;
5287 break;
5288 case QETH_HEADER_TYPE_LAYER3:
5289 skb_len = (*hdr)->hdr.l3.length;
5290 headroom = ETH_HLEN;
5291 break;
5292 case QETH_HEADER_TYPE_OSN:
5293 skb_len = (*hdr)->hdr.osn.pdu_length;
5294 headroom = sizeof(struct qeth_hdr);
5295 break;
5296 default:
5297 break;
5298 }
5299
5300 if (!skb_len)
5301 return NULL;
5302
5303 if (((skb_len >= card->options.rx_sg_cb) &&
5304 (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
5305 (!atomic_read(&card->force_alloc_skb))) ||
5306 (card->options.cq == QETH_CQ_ENABLED))
5307 use_rx_sg = 1;
5308
5309 if (use_rx_sg && qethbuffer->rx_skb) {
5310
5311 skb = qethbuffer->rx_skb;
5312 qethbuffer->rx_skb = NULL;
5313 } else {
5314 unsigned int linear = (use_rx_sg) ? QETH_RX_PULL_LEN : skb_len;
5315
5316 skb = napi_alloc_skb(&card->napi, linear + headroom);
5317 }
5318 if (!skb)
5319 goto no_mem;
5320 if (headroom)
5321 skb_reserve(skb, headroom);
5322
5323 data_ptr = element->addr + offset;
5324 while (skb_len) {
5325 data_len = min(skb_len, (int)(element->length - offset));
5326 if (data_len) {
5327 if (use_rx_sg)
5328 qeth_create_skb_frag(element, skb, offset,
5329 data_len);
5330 else
5331 skb_put_data(skb, data_ptr, data_len);
5332 }
5333 skb_len -= data_len;
5334 if (skb_len) {
5335 if (qeth_is_last_sbale(element)) {
5336 QETH_CARD_TEXT(card, 4, "unexeob");
5337 QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
5338 dev_kfree_skb_any(skb);
5339 card->stats.rx_errors++;
5340 return NULL;
5341 }
5342 element++;
5343 offset = 0;
5344 data_ptr = element->addr;
5345 } else {
5346 offset += data_len;
5347 }
5348 }
5349 *__element = element;
5350 *__offset = offset;
5351 if (use_rx_sg && card->options.performance_stats) {
5352 card->perf_stats.sg_skbs_rx++;
5353 card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
5354 }
5355 return skb;
5356no_mem:
5357 if (net_ratelimit()) {
5358 QETH_CARD_TEXT(card, 2, "noskbmem");
5359 }
5360 card->stats.rx_dropped++;
5361 return NULL;
5362}
5363EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
5364
5365int qeth_poll(struct napi_struct *napi, int budget)
5366{
5367 struct qeth_card *card = container_of(napi, struct qeth_card, napi);
5368 int work_done = 0;
5369 struct qeth_qdio_buffer *buffer;
5370 int done;
5371 int new_budget = budget;
5372
5373 if (card->options.performance_stats) {
5374 card->perf_stats.inbound_cnt++;
5375 card->perf_stats.inbound_start_time = qeth_get_micros();
5376 }
5377
5378 while (1) {
5379 if (!card->rx.b_count) {
5380 card->rx.qdio_err = 0;
5381 card->rx.b_count = qdio_get_next_buffers(
5382 card->data.ccwdev, 0, &card->rx.b_index,
5383 &card->rx.qdio_err);
5384 if (card->rx.b_count <= 0) {
5385 card->rx.b_count = 0;
5386 break;
5387 }
5388 card->rx.b_element =
5389 &card->qdio.in_q->bufs[card->rx.b_index]
5390 .buffer->element[0];
5391 card->rx.e_offset = 0;
5392 }
5393
5394 while (card->rx.b_count) {
5395 buffer = &card->qdio.in_q->bufs[card->rx.b_index];
5396 if (!(card->rx.qdio_err &&
5397 qeth_check_qdio_errors(card, buffer->buffer,
5398 card->rx.qdio_err, "qinerr")))
5399 work_done +=
5400 card->discipline->process_rx_buffer(
5401 card, new_budget, &done);
5402 else
5403 done = 1;
5404
5405 if (done) {
5406 if (card->options.performance_stats)
5407 card->perf_stats.bufs_rec++;
5408 qeth_put_buffer_pool_entry(card,
5409 buffer->pool_entry);
5410 qeth_queue_input_buffer(card, card->rx.b_index);
5411 card->rx.b_count--;
5412 if (card->rx.b_count) {
5413 card->rx.b_index =
5414 (card->rx.b_index + 1) %
5415 QDIO_MAX_BUFFERS_PER_Q;
5416 card->rx.b_element =
5417 &card->qdio.in_q
5418 ->bufs[card->rx.b_index]
5419 .buffer->element[0];
5420 card->rx.e_offset = 0;
5421 }
5422 }
5423
5424 if (work_done >= budget)
5425 goto out;
5426 else
5427 new_budget = budget - work_done;
5428 }
5429 }
5430
5431 napi_complete_done(napi, work_done);
5432 if (qdio_start_irq(card->data.ccwdev, 0))
5433 napi_schedule(&card->napi);
5434out:
5435 if (card->options.performance_stats)
5436 card->perf_stats.inbound_time += qeth_get_micros() -
5437 card->perf_stats.inbound_start_time;
5438 return work_done;
5439}
5440EXPORT_SYMBOL_GPL(qeth_poll);
5441
5442static int qeth_setassparms_inspect_rc(struct qeth_ipa_cmd *cmd)
5443{
5444 if (!cmd->hdr.return_code)
5445 cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
5446 return cmd->hdr.return_code;
5447}
5448
5449int qeth_setassparms_cb(struct qeth_card *card,
5450 struct qeth_reply *reply, unsigned long data)
5451{
5452 struct qeth_ipa_cmd *cmd;
5453
5454 QETH_CARD_TEXT(card, 4, "defadpcb");
5455
5456 cmd = (struct qeth_ipa_cmd *) data;
5457 if (cmd->hdr.return_code == 0) {
5458 cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
5459 if (cmd->hdr.prot_version == QETH_PROT_IPV4)
5460 card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
5461 if (cmd->hdr.prot_version == QETH_PROT_IPV6)
5462 card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
5463 }
5464 return 0;
5465}
5466EXPORT_SYMBOL_GPL(qeth_setassparms_cb);
5467
5468struct qeth_cmd_buffer *qeth_get_setassparms_cmd(struct qeth_card *card,
5469 enum qeth_ipa_funcs ipa_func,
5470 __u16 cmd_code, __u16 len,
5471 enum qeth_prot_versions prot)
5472{
5473 struct qeth_cmd_buffer *iob;
5474 struct qeth_ipa_cmd *cmd;
5475
5476 QETH_CARD_TEXT(card, 4, "getasscm");
5477 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETASSPARMS, prot);
5478
5479 if (iob) {
5480 cmd = __ipa_cmd(iob);
5481 cmd->data.setassparms.hdr.assist_no = ipa_func;
5482 cmd->data.setassparms.hdr.length = 8 + len;
5483 cmd->data.setassparms.hdr.command_code = cmd_code;
5484 cmd->data.setassparms.hdr.return_code = 0;
5485 cmd->data.setassparms.hdr.seq_no = 0;
5486 }
5487
5488 return iob;
5489}
5490EXPORT_SYMBOL_GPL(qeth_get_setassparms_cmd);
5491
5492int qeth_send_setassparms(struct qeth_card *card,
5493 struct qeth_cmd_buffer *iob, __u16 len, long data,
5494 int (*reply_cb)(struct qeth_card *,
5495 struct qeth_reply *, unsigned long),
5496 void *reply_param)
5497{
5498 int rc;
5499 struct qeth_ipa_cmd *cmd;
5500
5501 QETH_CARD_TEXT(card, 4, "sendassp");
5502
5503 cmd = __ipa_cmd(iob);
5504 if (len <= sizeof(__u32))
5505 cmd->data.setassparms.data.flags_32bit = (__u32) data;
5506 else
5507 memcpy(&cmd->data.setassparms.data, (void *) data, len);
5508
5509 rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
5510 return rc;
5511}
5512EXPORT_SYMBOL_GPL(qeth_send_setassparms);
5513
5514int qeth_send_simple_setassparms(struct qeth_card *card,
5515 enum qeth_ipa_funcs ipa_func,
5516 __u16 cmd_code, long data)
5517{
5518 int rc;
5519 int length = 0;
5520 struct qeth_cmd_buffer *iob;
5521
5522 QETH_CARD_TEXT(card, 4, "simassp4");
5523 if (data)
5524 length = sizeof(__u32);
5525 iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
5526 length, QETH_PROT_IPV4);
5527 if (!iob)
5528 return -ENOMEM;
5529 rc = qeth_send_setassparms(card, iob, length, data,
5530 qeth_setassparms_cb, NULL);
5531 return rc;
5532}
5533EXPORT_SYMBOL_GPL(qeth_send_simple_setassparms);
5534
5535static void qeth_unregister_dbf_views(void)
5536{
5537 int x;
5538 for (x = 0; x < QETH_DBF_INFOS; x++) {
5539 debug_unregister(qeth_dbf[x].id);
5540 qeth_dbf[x].id = NULL;
5541 }
5542}
5543
5544void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
5545{
5546 char dbf_txt_buf[32];
5547 va_list args;
5548
5549 if (!debug_level_enabled(id, level))
5550 return;
5551 va_start(args, fmt);
5552 vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
5553 va_end(args);
5554 debug_text_event(id, level, dbf_txt_buf);
5555}
5556EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
5557
5558static int qeth_register_dbf_views(void)
5559{
5560 int ret;
5561 int x;
5562
5563 for (x = 0; x < QETH_DBF_INFOS; x++) {
5564
5565 qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
5566 qeth_dbf[x].pages,
5567 qeth_dbf[x].areas,
5568 qeth_dbf[x].len);
5569 if (qeth_dbf[x].id == NULL) {
5570 qeth_unregister_dbf_views();
5571 return -ENOMEM;
5572 }
5573
5574
5575 ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
5576 if (ret) {
5577 qeth_unregister_dbf_views();
5578 return ret;
5579 }
5580
5581
5582 debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
5583 }
5584
5585 return 0;
5586}
5587
5588int qeth_core_load_discipline(struct qeth_card *card,
5589 enum qeth_discipline_id discipline)
5590{
5591 int rc = 0;
5592
5593 mutex_lock(&qeth_mod_mutex);
5594 switch (discipline) {
5595 case QETH_DISCIPLINE_LAYER3:
5596 card->discipline = try_then_request_module(
5597 symbol_get(qeth_l3_discipline), "qeth_l3");
5598 break;
5599 case QETH_DISCIPLINE_LAYER2:
5600 card->discipline = try_then_request_module(
5601 symbol_get(qeth_l2_discipline), "qeth_l2");
5602 break;
5603 default:
5604 break;
5605 }
5606
5607 if (!card->discipline) {
5608 dev_err(&card->gdev->dev, "There is no kernel module to "
5609 "support discipline %d\n", discipline);
5610 rc = -EINVAL;
5611 }
5612 mutex_unlock(&qeth_mod_mutex);
5613 return rc;
5614}
5615
5616void qeth_core_free_discipline(struct qeth_card *card)
5617{
5618 if (card->options.layer2)
5619 symbol_put(qeth_l2_discipline);
5620 else
5621 symbol_put(qeth_l3_discipline);
5622 card->discipline = NULL;
5623}
5624
5625const struct device_type qeth_generic_devtype = {
5626 .name = "qeth_generic",
5627 .groups = qeth_generic_attr_groups,
5628};
5629EXPORT_SYMBOL_GPL(qeth_generic_devtype);
5630
5631static const struct device_type qeth_osn_devtype = {
5632 .name = "qeth_osn",
5633 .groups = qeth_osn_attr_groups,
5634};
5635
5636#define DBF_NAME_LEN 20
5637
5638struct qeth_dbf_entry {
5639 char dbf_name[DBF_NAME_LEN];
5640 debug_info_t *dbf_info;
5641 struct list_head dbf_list;
5642};
5643
5644static LIST_HEAD(qeth_dbf_list);
5645static DEFINE_MUTEX(qeth_dbf_list_mutex);
5646
5647static debug_info_t *qeth_get_dbf_entry(char *name)
5648{
5649 struct qeth_dbf_entry *entry;
5650 debug_info_t *rc = NULL;
5651
5652 mutex_lock(&qeth_dbf_list_mutex);
5653 list_for_each_entry(entry, &qeth_dbf_list, dbf_list) {
5654 if (strcmp(entry->dbf_name, name) == 0) {
5655 rc = entry->dbf_info;
5656 break;
5657 }
5658 }
5659 mutex_unlock(&qeth_dbf_list_mutex);
5660 return rc;
5661}
5662
5663static int qeth_add_dbf_entry(struct qeth_card *card, char *name)
5664{
5665 struct qeth_dbf_entry *new_entry;
5666
5667 card->debug = debug_register(name, 2, 1, 8);
5668 if (!card->debug) {
5669 QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
5670 goto err;
5671 }
5672 if (debug_register_view(card->debug, &debug_hex_ascii_view))
5673 goto err_dbg;
5674 new_entry = kzalloc(sizeof(struct qeth_dbf_entry), GFP_KERNEL);
5675 if (!new_entry)
5676 goto err_dbg;
5677 strncpy(new_entry->dbf_name, name, DBF_NAME_LEN);
5678 new_entry->dbf_info = card->debug;
5679 mutex_lock(&qeth_dbf_list_mutex);
5680 list_add(&new_entry->dbf_list, &qeth_dbf_list);
5681 mutex_unlock(&qeth_dbf_list_mutex);
5682
5683 return 0;
5684
5685err_dbg:
5686 debug_unregister(card->debug);
5687err:
5688 return -ENOMEM;
5689}
5690
5691static void qeth_clear_dbf_list(void)
5692{
5693 struct qeth_dbf_entry *entry, *tmp;
5694
5695 mutex_lock(&qeth_dbf_list_mutex);
5696 list_for_each_entry_safe(entry, tmp, &qeth_dbf_list, dbf_list) {
5697 list_del(&entry->dbf_list);
5698 debug_unregister(entry->dbf_info);
5699 kfree(entry);
5700 }
5701 mutex_unlock(&qeth_dbf_list_mutex);
5702}
5703
5704static int qeth_core_probe_device(struct ccwgroup_device *gdev)
5705{
5706 struct qeth_card *card;
5707 struct device *dev;
5708 int rc;
5709 enum qeth_discipline_id enforced_disc;
5710 unsigned long flags;
5711 char dbf_name[DBF_NAME_LEN];
5712
5713 QETH_DBF_TEXT(SETUP, 2, "probedev");
5714
5715 dev = &gdev->dev;
5716 if (!get_device(dev))
5717 return -ENODEV;
5718
5719 QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
5720
5721 card = qeth_alloc_card();
5722 if (!card) {
5723 QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
5724 rc = -ENOMEM;
5725 goto err_dev;
5726 }
5727
5728 snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
5729 dev_name(&gdev->dev));
5730 card->debug = qeth_get_dbf_entry(dbf_name);
5731 if (!card->debug) {
5732 rc = qeth_add_dbf_entry(card, dbf_name);
5733 if (rc)
5734 goto err_card;
5735 }
5736
5737 card->read.ccwdev = gdev->cdev[0];
5738 card->write.ccwdev = gdev->cdev[1];
5739 card->data.ccwdev = gdev->cdev[2];
5740 dev_set_drvdata(&gdev->dev, card);
5741 card->gdev = gdev;
5742 gdev->cdev[0]->handler = qeth_irq;
5743 gdev->cdev[1]->handler = qeth_irq;
5744 gdev->cdev[2]->handler = qeth_irq;
5745
5746 qeth_determine_card_type(card);
5747 rc = qeth_setup_card(card);
5748 if (rc) {
5749 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
5750 goto err_card;
5751 }
5752
5753 qeth_determine_capabilities(card);
5754 enforced_disc = qeth_enforce_discipline(card);
5755 switch (enforced_disc) {
5756 case QETH_DISCIPLINE_UNDETERMINED:
5757 gdev->dev.type = &qeth_generic_devtype;
5758 break;
5759 default:
5760 card->info.layer_enforced = true;
5761 rc = qeth_core_load_discipline(card, enforced_disc);
5762 if (rc)
5763 goto err_card;
5764
5765 gdev->dev.type = (card->info.type != QETH_CARD_TYPE_OSN)
5766 ? card->discipline->devtype
5767 : &qeth_osn_devtype;
5768 rc = card->discipline->setup(card->gdev);
5769 if (rc)
5770 goto err_disc;
5771 break;
5772 }
5773
5774 write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
5775 list_add_tail(&card->list, &qeth_core_card_list.list);
5776 write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
5777 return 0;
5778
5779err_disc:
5780 qeth_core_free_discipline(card);
5781err_card:
5782 qeth_core_free_card(card);
5783err_dev:
5784 put_device(dev);
5785 return rc;
5786}
5787
5788static void qeth_core_remove_device(struct ccwgroup_device *gdev)
5789{
5790 unsigned long flags;
5791 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5792
5793 QETH_DBF_TEXT(SETUP, 2, "removedv");
5794
5795 if (card->discipline) {
5796 card->discipline->remove(gdev);
5797 qeth_core_free_discipline(card);
5798 }
5799
5800 write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
5801 list_del(&card->list);
5802 write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
5803 qeth_core_free_card(card);
5804 dev_set_drvdata(&gdev->dev, NULL);
5805 put_device(&gdev->dev);
5806 return;
5807}
5808
5809static int qeth_core_set_online(struct ccwgroup_device *gdev)
5810{
5811 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5812 int rc = 0;
5813 enum qeth_discipline_id def_discipline;
5814
5815 if (!card->discipline) {
5816 if (card->info.type == QETH_CARD_TYPE_IQD)
5817 def_discipline = QETH_DISCIPLINE_LAYER3;
5818 else
5819 def_discipline = QETH_DISCIPLINE_LAYER2;
5820 rc = qeth_core_load_discipline(card, def_discipline);
5821 if (rc)
5822 goto err;
5823 rc = card->discipline->setup(card->gdev);
5824 if (rc) {
5825 qeth_core_free_discipline(card);
5826 goto err;
5827 }
5828 }
5829 rc = card->discipline->set_online(gdev);
5830err:
5831 return rc;
5832}
5833
5834static int qeth_core_set_offline(struct ccwgroup_device *gdev)
5835{
5836 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5837 return card->discipline->set_offline(gdev);
5838}
5839
5840static void qeth_core_shutdown(struct ccwgroup_device *gdev)
5841{
5842 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5843 qeth_set_allowed_threads(card, 0, 1);
5844 if ((gdev->state == CCWGROUP_ONLINE) && card->info.hwtrap)
5845 qeth_hw_trap(card, QETH_DIAGS_TRAP_DISARM);
5846 qeth_qdio_clear_card(card, 0);
5847 qeth_clear_qdio_buffers(card);
5848 qdio_free(CARD_DDEV(card));
5849}
5850
5851static int qeth_core_freeze(struct ccwgroup_device *gdev)
5852{
5853 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5854 if (card->discipline && card->discipline->freeze)
5855 return card->discipline->freeze(gdev);
5856 return 0;
5857}
5858
5859static int qeth_core_thaw(struct ccwgroup_device *gdev)
5860{
5861 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5862 if (card->discipline && card->discipline->thaw)
5863 return card->discipline->thaw(gdev);
5864 return 0;
5865}
5866
5867static int qeth_core_restore(struct ccwgroup_device *gdev)
5868{
5869 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5870 if (card->discipline && card->discipline->restore)
5871 return card->discipline->restore(gdev);
5872 return 0;
5873}
5874
5875static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
5876 .driver = {
5877 .owner = THIS_MODULE,
5878 .name = "qeth",
5879 },
5880 .ccw_driver = &qeth_ccw_driver,
5881 .setup = qeth_core_probe_device,
5882 .remove = qeth_core_remove_device,
5883 .set_online = qeth_core_set_online,
5884 .set_offline = qeth_core_set_offline,
5885 .shutdown = qeth_core_shutdown,
5886 .prepare = NULL,
5887 .complete = NULL,
5888 .freeze = qeth_core_freeze,
5889 .thaw = qeth_core_thaw,
5890 .restore = qeth_core_restore,
5891};
5892
5893static ssize_t group_store(struct device_driver *ddrv, const char *buf,
5894 size_t count)
5895{
5896 int err;
5897
5898 err = ccwgroup_create_dev(qeth_core_root_dev,
5899 &qeth_core_ccwgroup_driver, 3, buf);
5900
5901 return err ? err : count;
5902}
5903static DRIVER_ATTR_WO(group);
5904
5905static struct attribute *qeth_drv_attrs[] = {
5906 &driver_attr_group.attr,
5907 NULL,
5908};
5909static struct attribute_group qeth_drv_attr_group = {
5910 .attrs = qeth_drv_attrs,
5911};
5912static const struct attribute_group *qeth_drv_attr_groups[] = {
5913 &qeth_drv_attr_group,
5914 NULL,
5915};
5916
5917int qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
5918{
5919 struct qeth_card *card = dev->ml_priv;
5920 struct mii_ioctl_data *mii_data;
5921 int rc = 0;
5922
5923 if (!card)
5924 return -ENODEV;
5925
5926 if (!qeth_card_hw_is_reachable(card))
5927 return -ENODEV;
5928
5929 if (card->info.type == QETH_CARD_TYPE_OSN)
5930 return -EPERM;
5931
5932 switch (cmd) {
5933 case SIOC_QETH_ADP_SET_SNMP_CONTROL:
5934 rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
5935 break;
5936 case SIOC_QETH_GET_CARD_TYPE:
5937 if ((card->info.type == QETH_CARD_TYPE_OSD ||
5938 card->info.type == QETH_CARD_TYPE_OSM ||
5939 card->info.type == QETH_CARD_TYPE_OSX) &&
5940 !card->info.guestlan)
5941 return 1;
5942 else
5943 return 0;
5944 case SIOCGMIIPHY:
5945 mii_data = if_mii(rq);
5946 mii_data->phy_id = 0;
5947 break;
5948 case SIOCGMIIREG:
5949 mii_data = if_mii(rq);
5950 if (mii_data->phy_id != 0)
5951 rc = -EINVAL;
5952 else
5953 mii_data->val_out = qeth_mdio_read(dev,
5954 mii_data->phy_id, mii_data->reg_num);
5955 break;
5956 case SIOC_QETH_QUERY_OAT:
5957 rc = qeth_query_oat_command(card, rq->ifr_ifru.ifru_data);
5958 break;
5959 default:
5960 if (card->discipline->do_ioctl)
5961 rc = card->discipline->do_ioctl(dev, rq, cmd);
5962 else
5963 rc = -EOPNOTSUPP;
5964 }
5965 if (rc)
5966 QETH_CARD_TEXT_(card, 2, "ioce%x", rc);
5967 return rc;
5968}
5969EXPORT_SYMBOL_GPL(qeth_do_ioctl);
5970
5971static struct {
5972 const char str[ETH_GSTRING_LEN];
5973} qeth_ethtool_stats_keys[] = {
5974{"rx skbs"},
5975 {"rx buffers"},
5976 {"tx skbs"},
5977 {"tx buffers"},
5978 {"tx skbs no packing"},
5979 {"tx buffers no packing"},
5980 {"tx skbs packing"},
5981 {"tx buffers packing"},
5982 {"tx sg skbs"},
5983 {"tx sg frags"},
5984{"rx sg skbs"},
5985 {"rx sg frags"},
5986 {"rx sg page allocs"},
5987 {"tx large kbytes"},
5988 {"tx large count"},
5989 {"tx pk state ch n->p"},
5990 {"tx pk state ch p->n"},
5991 {"tx pk watermark low"},
5992 {"tx pk watermark high"},
5993 {"queue 0 buffer usage"},
5994{"queue 1 buffer usage"},
5995 {"queue 2 buffer usage"},
5996 {"queue 3 buffer usage"},
5997 {"rx poll time"},
5998 {"rx poll count"},
5999 {"rx do_QDIO time"},
6000 {"rx do_QDIO count"},
6001 {"tx handler time"},
6002 {"tx handler count"},
6003 {"tx time"},
6004{"tx count"},
6005 {"tx do_QDIO time"},
6006 {"tx do_QDIO count"},
6007 {"tx csum"},
6008 {"tx lin"},
6009 {"tx linfail"},
6010 {"cq handler count"},
6011 {"cq handler time"}
6012};
6013
6014int qeth_core_get_sset_count(struct net_device *dev, int stringset)
6015{
6016 switch (stringset) {
6017 case ETH_SS_STATS:
6018 return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
6019 default:
6020 return -EINVAL;
6021 }
6022}
6023EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
6024
6025void qeth_core_get_ethtool_stats(struct net_device *dev,
6026 struct ethtool_stats *stats, u64 *data)
6027{
6028 struct qeth_card *card = dev->ml_priv;
6029 data[0] = card->stats.rx_packets -
6030 card->perf_stats.initial_rx_packets;
6031 data[1] = card->perf_stats.bufs_rec;
6032 data[2] = card->stats.tx_packets -
6033 card->perf_stats.initial_tx_packets;
6034 data[3] = card->perf_stats.bufs_sent;
6035 data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
6036 - card->perf_stats.skbs_sent_pack;
6037 data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
6038 data[6] = card->perf_stats.skbs_sent_pack;
6039 data[7] = card->perf_stats.bufs_sent_pack;
6040 data[8] = card->perf_stats.sg_skbs_sent;
6041 data[9] = card->perf_stats.sg_frags_sent;
6042 data[10] = card->perf_stats.sg_skbs_rx;
6043 data[11] = card->perf_stats.sg_frags_rx;
6044 data[12] = card->perf_stats.sg_alloc_page_rx;
6045 data[13] = (card->perf_stats.large_send_bytes >> 10);
6046 data[14] = card->perf_stats.large_send_cnt;
6047 data[15] = card->perf_stats.sc_dp_p;
6048 data[16] = card->perf_stats.sc_p_dp;
6049 data[17] = QETH_LOW_WATERMARK_PACK;
6050 data[18] = QETH_HIGH_WATERMARK_PACK;
6051 data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
6052 data[20] = (card->qdio.no_out_queues > 1) ?
6053 atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
6054 data[21] = (card->qdio.no_out_queues > 2) ?
6055 atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
6056 data[22] = (card->qdio.no_out_queues > 3) ?
6057 atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
6058 data[23] = card->perf_stats.inbound_time;
6059 data[24] = card->perf_stats.inbound_cnt;
6060 data[25] = card->perf_stats.inbound_do_qdio_time;
6061 data[26] = card->perf_stats.inbound_do_qdio_cnt;
6062 data[27] = card->perf_stats.outbound_handler_time;
6063 data[28] = card->perf_stats.outbound_handler_cnt;
6064 data[29] = card->perf_stats.outbound_time;
6065 data[30] = card->perf_stats.outbound_cnt;
6066 data[31] = card->perf_stats.outbound_do_qdio_time;
6067 data[32] = card->perf_stats.outbound_do_qdio_cnt;
6068 data[33] = card->perf_stats.tx_csum;
6069 data[34] = card->perf_stats.tx_lin;
6070 data[35] = card->perf_stats.tx_linfail;
6071 data[36] = card->perf_stats.cq_cnt;
6072 data[37] = card->perf_stats.cq_time;
6073}
6074EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
6075
6076void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
6077{
6078 switch (stringset) {
6079 case ETH_SS_STATS:
6080 memcpy(data, &qeth_ethtool_stats_keys,
6081 sizeof(qeth_ethtool_stats_keys));
6082 break;
6083 default:
6084 WARN_ON(1);
6085 break;
6086 }
6087}
6088EXPORT_SYMBOL_GPL(qeth_core_get_strings);
6089
6090void qeth_core_get_drvinfo(struct net_device *dev,
6091 struct ethtool_drvinfo *info)
6092{
6093 struct qeth_card *card = dev->ml_priv;
6094
6095 strlcpy(info->driver, card->options.layer2 ? "qeth_l2" : "qeth_l3",
6096 sizeof(info->driver));
6097 strlcpy(info->version, "1.0", sizeof(info->version));
6098 strlcpy(info->fw_version, card->info.mcl_level,
6099 sizeof(info->fw_version));
6100 snprintf(info->bus_info, sizeof(info->bus_info), "%s/%s/%s",
6101 CARD_RDEV_ID(card), CARD_WDEV_ID(card), CARD_DDEV_ID(card));
6102}
6103EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
6104
6105
6106
6107
6108
6109static void qeth_set_cmd_adv_sup(struct ethtool_link_ksettings *cmd,
6110 int maxspeed, int porttype)
6111{
6112 ethtool_link_ksettings_zero_link_mode(cmd, supported);
6113 ethtool_link_ksettings_zero_link_mode(cmd, advertising);
6114 ethtool_link_ksettings_zero_link_mode(cmd, lp_advertising);
6115
6116 ethtool_link_ksettings_add_link_mode(cmd, supported, Autoneg);
6117 ethtool_link_ksettings_add_link_mode(cmd, advertising, Autoneg);
6118
6119 switch (porttype) {
6120 case PORT_TP:
6121 ethtool_link_ksettings_add_link_mode(cmd, supported, TP);
6122 ethtool_link_ksettings_add_link_mode(cmd, advertising, TP);
6123 break;
6124 case PORT_FIBRE:
6125 ethtool_link_ksettings_add_link_mode(cmd, supported, FIBRE);
6126 ethtool_link_ksettings_add_link_mode(cmd, advertising, FIBRE);
6127 break;
6128 default:
6129 ethtool_link_ksettings_add_link_mode(cmd, supported, TP);
6130 ethtool_link_ksettings_add_link_mode(cmd, advertising, TP);
6131 WARN_ON_ONCE(1);
6132 }
6133
6134
6135 switch (maxspeed) {
6136 case SPEED_10000:
6137 ethtool_link_ksettings_add_link_mode(cmd, supported,
6138 10000baseT_Full);
6139 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6140 10000baseT_Full);
6141 case SPEED_1000:
6142 ethtool_link_ksettings_add_link_mode(cmd, supported,
6143 1000baseT_Full);
6144 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6145 1000baseT_Full);
6146 ethtool_link_ksettings_add_link_mode(cmd, supported,
6147 1000baseT_Half);
6148 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6149 1000baseT_Half);
6150 case SPEED_100:
6151 ethtool_link_ksettings_add_link_mode(cmd, supported,
6152 100baseT_Full);
6153 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6154 100baseT_Full);
6155 ethtool_link_ksettings_add_link_mode(cmd, supported,
6156 100baseT_Half);
6157 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6158 100baseT_Half);
6159 case SPEED_10:
6160 ethtool_link_ksettings_add_link_mode(cmd, supported,
6161 10baseT_Full);
6162 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6163 10baseT_Full);
6164 ethtool_link_ksettings_add_link_mode(cmd, supported,
6165 10baseT_Half);
6166 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6167 10baseT_Half);
6168
6169 break;
6170 default:
6171 ethtool_link_ksettings_add_link_mode(cmd, supported,
6172 10baseT_Full);
6173 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6174 10baseT_Full);
6175 ethtool_link_ksettings_add_link_mode(cmd, supported,
6176 10baseT_Half);
6177 ethtool_link_ksettings_add_link_mode(cmd, advertising,
6178 10baseT_Half);
6179 WARN_ON_ONCE(1);
6180 }
6181}
6182
6183int qeth_core_ethtool_get_link_ksettings(struct net_device *netdev,
6184 struct ethtool_link_ksettings *cmd)
6185{
6186 struct qeth_card *card = netdev->ml_priv;
6187 enum qeth_link_types link_type;
6188 struct carrier_info carrier_info;
6189 int rc;
6190
6191 if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
6192 link_type = QETH_LINK_TYPE_10GBIT_ETH;
6193 else
6194 link_type = card->info.link_type;
6195
6196 cmd->base.duplex = DUPLEX_FULL;
6197 cmd->base.autoneg = AUTONEG_ENABLE;
6198 cmd->base.phy_address = 0;
6199 cmd->base.mdio_support = 0;
6200 cmd->base.eth_tp_mdix = ETH_TP_MDI_INVALID;
6201 cmd->base.eth_tp_mdix_ctrl = ETH_TP_MDI_INVALID;
6202
6203 switch (link_type) {
6204 case QETH_LINK_TYPE_FAST_ETH:
6205 case QETH_LINK_TYPE_LANE_ETH100:
6206 cmd->base.speed = SPEED_100;
6207 cmd->base.port = PORT_TP;
6208 break;
6209 case QETH_LINK_TYPE_GBIT_ETH:
6210 case QETH_LINK_TYPE_LANE_ETH1000:
6211 cmd->base.speed = SPEED_1000;
6212 cmd->base.port = PORT_FIBRE;
6213 break;
6214 case QETH_LINK_TYPE_10GBIT_ETH:
6215 cmd->base.speed = SPEED_10000;
6216 cmd->base.port = PORT_FIBRE;
6217 break;
6218 default:
6219 cmd->base.speed = SPEED_10;
6220 cmd->base.port = PORT_TP;
6221 }
6222 qeth_set_cmd_adv_sup(cmd, cmd->base.speed, cmd->base.port);
6223
6224
6225
6226
6227 if (!qeth_card_hw_is_reachable(card))
6228 return -ENODEV;
6229 rc = qeth_query_card_info(card, &carrier_info);
6230 if (rc == -EOPNOTSUPP)
6231 return 0;
6232 if (rc)
6233 return rc;
6234
6235
6236 netdev_dbg(netdev,
6237 "card info: card_type=0x%02x, port_mode=0x%04x, port_speed=0x%08x\n",
6238 carrier_info.card_type,
6239 carrier_info.port_mode,
6240 carrier_info.port_speed);
6241
6242
6243
6244 switch (carrier_info.card_type) {
6245 case CARD_INFO_TYPE_1G_COPPER_A:
6246 case CARD_INFO_TYPE_1G_COPPER_B:
6247 cmd->base.port = PORT_TP;
6248 qeth_set_cmd_adv_sup(cmd, SPEED_1000, cmd->base.port);
6249 break;
6250 case CARD_INFO_TYPE_1G_FIBRE_A:
6251 case CARD_INFO_TYPE_1G_FIBRE_B:
6252 cmd->base.port = PORT_FIBRE;
6253 qeth_set_cmd_adv_sup(cmd, SPEED_1000, cmd->base.port);
6254 break;
6255 case CARD_INFO_TYPE_10G_FIBRE_A:
6256 case CARD_INFO_TYPE_10G_FIBRE_B:
6257 cmd->base.port = PORT_FIBRE;
6258 qeth_set_cmd_adv_sup(cmd, SPEED_10000, cmd->base.port);
6259 break;
6260 }
6261
6262 switch (carrier_info.port_mode) {
6263 case CARD_INFO_PORTM_FULLDUPLEX:
6264 cmd->base.duplex = DUPLEX_FULL;
6265 break;
6266 case CARD_INFO_PORTM_HALFDUPLEX:
6267 cmd->base.duplex = DUPLEX_HALF;
6268 break;
6269 }
6270
6271 switch (carrier_info.port_speed) {
6272 case CARD_INFO_PORTS_10M:
6273 cmd->base.speed = SPEED_10;
6274 break;
6275 case CARD_INFO_PORTS_100M:
6276 cmd->base.speed = SPEED_100;
6277 break;
6278 case CARD_INFO_PORTS_1G:
6279 cmd->base.speed = SPEED_1000;
6280 break;
6281 case CARD_INFO_PORTS_10G:
6282 cmd->base.speed = SPEED_10000;
6283 break;
6284 }
6285
6286 return 0;
6287}
6288EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_link_ksettings);
6289
6290
6291
6292
6293
6294
6295
6296static int qeth_ipa_checksum_run_cmd_cb(struct qeth_card *card,
6297 struct qeth_reply *reply,
6298 unsigned long data)
6299{
6300 struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
6301 struct qeth_checksum_cmd *chksum_cb =
6302 (struct qeth_checksum_cmd *)reply->param;
6303
6304 QETH_CARD_TEXT(card, 4, "chkdoccb");
6305 if (qeth_setassparms_inspect_rc(cmd))
6306 return 0;
6307
6308 memset(chksum_cb, 0, sizeof(*chksum_cb));
6309 if (cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
6310 chksum_cb->supported =
6311 cmd->data.setassparms.data.chksum.supported;
6312 QETH_CARD_TEXT_(card, 3, "strt:%x", chksum_cb->supported);
6313 }
6314 if (cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_ENABLE) {
6315 chksum_cb->supported =
6316 cmd->data.setassparms.data.chksum.supported;
6317 chksum_cb->enabled =
6318 cmd->data.setassparms.data.chksum.enabled;
6319 QETH_CARD_TEXT_(card, 3, "supp:%x", chksum_cb->supported);
6320 QETH_CARD_TEXT_(card, 3, "enab:%x", chksum_cb->enabled);
6321 }
6322 return 0;
6323}
6324
6325
6326static int qeth_ipa_checksum_run_cmd(struct qeth_card *card,
6327 enum qeth_ipa_funcs ipa_func,
6328 __u16 cmd_code, long data,
6329 struct qeth_checksum_cmd *chksum_cb)
6330{
6331 struct qeth_cmd_buffer *iob;
6332 int rc = -ENOMEM;
6333
6334 QETH_CARD_TEXT(card, 4, "chkdocmd");
6335 iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
6336 sizeof(__u32), QETH_PROT_IPV4);
6337 if (iob)
6338 rc = qeth_send_setassparms(card, iob, sizeof(__u32), data,
6339 qeth_ipa_checksum_run_cmd_cb,
6340 chksum_cb);
6341 return rc;
6342}
6343
6344static int qeth_send_checksum_on(struct qeth_card *card, int cstype)
6345{
6346 const __u32 required_features = QETH_IPA_CHECKSUM_IP_HDR |
6347 QETH_IPA_CHECKSUM_UDP |
6348 QETH_IPA_CHECKSUM_TCP;
6349 struct qeth_checksum_cmd chksum_cb;
6350 int rc;
6351
6352 rc = qeth_ipa_checksum_run_cmd(card, cstype, IPA_CMD_ASS_START, 0,
6353 &chksum_cb);
6354 if (!rc) {
6355 if ((required_features & chksum_cb.supported) !=
6356 required_features)
6357 rc = -EIO;
6358 else if (!(QETH_IPA_CHECKSUM_LP2LP & chksum_cb.supported) &&
6359 cstype == IPA_INBOUND_CHECKSUM)
6360 dev_warn(&card->gdev->dev,
6361 "Hardware checksumming is performed only if %s and its peer use different OSA Express 3 ports\n",
6362 QETH_CARD_IFNAME(card));
6363 }
6364 if (rc) {
6365 qeth_send_simple_setassparms(card, cstype, IPA_CMD_ASS_STOP, 0);
6366 dev_warn(&card->gdev->dev,
6367 "Starting HW checksumming for %s failed, using SW checksumming\n",
6368 QETH_CARD_IFNAME(card));
6369 return rc;
6370 }
6371 rc = qeth_ipa_checksum_run_cmd(card, cstype, IPA_CMD_ASS_ENABLE,
6372 chksum_cb.supported, &chksum_cb);
6373 if (!rc) {
6374 if ((required_features & chksum_cb.enabled) !=
6375 required_features)
6376 rc = -EIO;
6377 }
6378 if (rc) {
6379 qeth_send_simple_setassparms(card, cstype, IPA_CMD_ASS_STOP, 0);
6380 dev_warn(&card->gdev->dev,
6381 "Enabling HW checksumming for %s failed, using SW checksumming\n",
6382 QETH_CARD_IFNAME(card));
6383 return rc;
6384 }
6385
6386 dev_info(&card->gdev->dev, "HW Checksumming (%sbound) enabled\n",
6387 cstype == IPA_INBOUND_CHECKSUM ? "in" : "out");
6388 return 0;
6389}
6390
6391static int qeth_set_ipa_csum(struct qeth_card *card, int on, int cstype)
6392{
6393 int rc = (on) ? qeth_send_checksum_on(card, cstype)
6394 : qeth_send_simple_setassparms(card, cstype,
6395 IPA_CMD_ASS_STOP, 0);
6396 return rc ? -EIO : 0;
6397}
6398
6399static int qeth_set_ipa_tso(struct qeth_card *card, int on)
6400{
6401 int rc;
6402
6403 QETH_CARD_TEXT(card, 3, "sttso");
6404
6405 if (on) {
6406 rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
6407 IPA_CMD_ASS_START, 0);
6408 if (rc) {
6409 dev_warn(&card->gdev->dev,
6410 "Starting outbound TCP segmentation offload for %s failed\n",
6411 QETH_CARD_IFNAME(card));
6412 return -EIO;
6413 }
6414 dev_info(&card->gdev->dev, "Outbound TSO enabled\n");
6415 } else {
6416 rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
6417 IPA_CMD_ASS_STOP, 0);
6418 }
6419 return rc;
6420}
6421
6422#define QETH_HW_FEATURES (NETIF_F_RXCSUM | NETIF_F_IP_CSUM | NETIF_F_TSO)
6423
6424
6425
6426
6427
6428
6429
6430void qeth_recover_features(struct net_device *dev)
6431{
6432 netdev_features_t features = dev->features;
6433 struct qeth_card *card = dev->ml_priv;
6434
6435
6436
6437
6438 dev->features &= ~QETH_HW_FEATURES;
6439 netdev_update_features(dev);
6440
6441 if (features == dev->features)
6442 return;
6443 dev_warn(&card->gdev->dev,
6444 "Device recovery failed to restore all offload features\n");
6445}
6446EXPORT_SYMBOL_GPL(qeth_recover_features);
6447
6448int qeth_set_features(struct net_device *dev, netdev_features_t features)
6449{
6450 struct qeth_card *card = dev->ml_priv;
6451 netdev_features_t changed = dev->features ^ features;
6452 int rc = 0;
6453
6454 QETH_DBF_TEXT(SETUP, 2, "setfeat");
6455 QETH_DBF_HEX(SETUP, 2, &features, sizeof(features));
6456
6457 if ((changed & NETIF_F_IP_CSUM)) {
6458 rc = qeth_set_ipa_csum(card,
6459 features & NETIF_F_IP_CSUM ? 1 : 0,
6460 IPA_OUTBOUND_CHECKSUM);
6461 if (rc)
6462 changed ^= NETIF_F_IP_CSUM;
6463 }
6464 if ((changed & NETIF_F_RXCSUM)) {
6465 rc = qeth_set_ipa_csum(card,
6466 features & NETIF_F_RXCSUM ? 1 : 0,
6467 IPA_INBOUND_CHECKSUM);
6468 if (rc)
6469 changed ^= NETIF_F_RXCSUM;
6470 }
6471 if ((changed & NETIF_F_TSO)) {
6472 rc = qeth_set_ipa_tso(card, features & NETIF_F_TSO ? 1 : 0);
6473 if (rc)
6474 changed ^= NETIF_F_TSO;
6475 }
6476
6477
6478 if ((dev->features ^ features) == changed)
6479 return 0;
6480
6481 dev->features ^= changed;
6482 return -EIO;
6483}
6484EXPORT_SYMBOL_GPL(qeth_set_features);
6485
6486netdev_features_t qeth_fix_features(struct net_device *dev,
6487 netdev_features_t features)
6488{
6489 struct qeth_card *card = dev->ml_priv;
6490
6491 QETH_DBF_TEXT(SETUP, 2, "fixfeat");
6492 if (!qeth_is_supported(card, IPA_OUTBOUND_CHECKSUM))
6493 features &= ~NETIF_F_IP_CSUM;
6494 if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM))
6495 features &= ~NETIF_F_RXCSUM;
6496 if (!qeth_is_supported(card, IPA_OUTBOUND_TSO))
6497 features &= ~NETIF_F_TSO;
6498
6499 if (card->state == CARD_STATE_DOWN ||
6500 card->state == CARD_STATE_RECOVER)
6501 features &= ~QETH_HW_FEATURES;
6502 QETH_DBF_HEX(SETUP, 2, &features, sizeof(features));
6503 return features;
6504}
6505EXPORT_SYMBOL_GPL(qeth_fix_features);
6506
6507netdev_features_t qeth_features_check(struct sk_buff *skb,
6508 struct net_device *dev,
6509 netdev_features_t features)
6510{
6511
6512
6513
6514
6515
6516
6517
6518 if (netif_needs_gso(skb, features)) {
6519
6520 unsigned int doffset = skb->data - skb_mac_header(skb);
6521 unsigned int hsize = skb_shinfo(skb)->gso_size;
6522 unsigned int hroom = skb_headroom(skb);
6523
6524
6525 if (SKB_DATA_ALIGN(hroom + doffset + hsize) <= SKB_MAX_HEAD(0))
6526 features &= ~NETIF_F_SG;
6527 }
6528
6529 return vlan_features_check(skb, features);
6530}
6531EXPORT_SYMBOL_GPL(qeth_features_check);
6532
6533static int __init qeth_core_init(void)
6534{
6535 int rc;
6536
6537 pr_info("loading core functions\n");
6538 INIT_LIST_HEAD(&qeth_core_card_list.list);
6539 INIT_LIST_HEAD(&qeth_dbf_list);
6540 rwlock_init(&qeth_core_card_list.rwlock);
6541 mutex_init(&qeth_mod_mutex);
6542
6543 qeth_wq = create_singlethread_workqueue("qeth_wq");
6544 if (!qeth_wq) {
6545 rc = -ENOMEM;
6546 goto out_err;
6547 }
6548
6549 rc = qeth_register_dbf_views();
6550 if (rc)
6551 goto dbf_err;
6552 qeth_core_root_dev = root_device_register("qeth");
6553 rc = PTR_ERR_OR_ZERO(qeth_core_root_dev);
6554 if (rc)
6555 goto register_err;
6556 qeth_core_header_cache = kmem_cache_create("qeth_hdr",
6557 sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
6558 if (!qeth_core_header_cache) {
6559 rc = -ENOMEM;
6560 goto slab_err;
6561 }
6562 qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
6563 sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
6564 if (!qeth_qdio_outbuf_cache) {
6565 rc = -ENOMEM;
6566 goto cqslab_err;
6567 }
6568 rc = ccw_driver_register(&qeth_ccw_driver);
6569 if (rc)
6570 goto ccw_err;
6571 qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
6572 rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
6573 if (rc)
6574 goto ccwgroup_err;
6575
6576 return 0;
6577
6578ccwgroup_err:
6579 ccw_driver_unregister(&qeth_ccw_driver);
6580ccw_err:
6581 kmem_cache_destroy(qeth_qdio_outbuf_cache);
6582cqslab_err:
6583 kmem_cache_destroy(qeth_core_header_cache);
6584slab_err:
6585 root_device_unregister(qeth_core_root_dev);
6586register_err:
6587 qeth_unregister_dbf_views();
6588dbf_err:
6589 destroy_workqueue(qeth_wq);
6590out_err:
6591 pr_err("Initializing the qeth device driver failed\n");
6592 return rc;
6593}
6594
6595static void __exit qeth_core_exit(void)
6596{
6597 qeth_clear_dbf_list();
6598 destroy_workqueue(qeth_wq);
6599 ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
6600 ccw_driver_unregister(&qeth_ccw_driver);
6601 kmem_cache_destroy(qeth_qdio_outbuf_cache);
6602 kmem_cache_destroy(qeth_core_header_cache);
6603 root_device_unregister(qeth_core_root_dev);
6604 qeth_unregister_dbf_views();
6605 pr_info("core functions removed\n");
6606}
6607
6608module_init(qeth_core_init);
6609module_exit(qeth_core_exit);
6610MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
6611MODULE_DESCRIPTION("qeth core functions");
6612MODULE_LICENSE("GPL");
6613