1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49#include <linux/module.h>
50#include <linux/delay.h>
51#include <linux/gfp.h>
52#include <linux/interrupt.h>
53#include <linux/io.h>
54
55#include "../comedidev.h"
56
57#include "comedi_isadma.h"
58
59
60
61
62#define DT2821_ADCSR_REG 0x00
63#define DT2821_ADCSR_ADERR BIT(15)
64#define DT2821_ADCSR_ADCLK BIT(9)
65#define DT2821_ADCSR_MUXBUSY BIT(8)
66#define DT2821_ADCSR_ADDONE BIT(7)
67#define DT2821_ADCSR_IADDONE BIT(6)
68#define DT2821_ADCSR_GS(x) (((x) & 0x3) << 4)
69#define DT2821_ADCSR_CHAN(x) (((x) & 0xf) << 0)
70#define DT2821_CHANCSR_REG 0x02
71#define DT2821_CHANCSR_LLE BIT(15)
72#define DT2821_CHANCSR_TO_PRESLA(x) (((x) >> 8) & 0xf)
73#define DT2821_CHANCSR_NUMB(x) ((((x) - 1) & 0xf) << 0)
74#define DT2821_ADDAT_REG 0x04
75#define DT2821_DACSR_REG 0x06
76#define DT2821_DACSR_DAERR BIT(15)
77#define DT2821_DACSR_YSEL(x) ((x) << 9)
78#define DT2821_DACSR_SSEL BIT(8)
79#define DT2821_DACSR_DACRDY BIT(7)
80#define DT2821_DACSR_IDARDY BIT(6)
81#define DT2821_DACSR_DACLK BIT(5)
82#define DT2821_DACSR_HBOE BIT(1)
83#define DT2821_DACSR_LBOE BIT(0)
84#define DT2821_DADAT_REG 0x08
85#define DT2821_DIODAT_REG 0x0a
86#define DT2821_SUPCSR_REG 0x0c
87#define DT2821_SUPCSR_DMAD BIT(15)
88#define DT2821_SUPCSR_ERRINTEN BIT(14)
89#define DT2821_SUPCSR_CLRDMADNE BIT(13)
90#define DT2821_SUPCSR_DDMA BIT(12)
91#define DT2821_SUPCSR_DS(x) (((x) & 0x3) << 10)
92#define DT2821_SUPCSR_DS_PIO DT2821_SUPCSR_DS(0)
93#define DT2821_SUPCSR_DS_AD_CLK DT2821_SUPCSR_DS(1)
94#define DT2821_SUPCSR_DS_DA_CLK DT2821_SUPCSR_DS(2)
95#define DT2821_SUPCSR_DS_AD_TRIG DT2821_SUPCSR_DS(3)
96#define DT2821_SUPCSR_BUFFB BIT(9)
97#define DT2821_SUPCSR_SCDN BIT(8)
98#define DT2821_SUPCSR_DACON BIT(7)
99#define DT2821_SUPCSR_ADCINIT BIT(6)
100#define DT2821_SUPCSR_DACINIT BIT(5)
101#define DT2821_SUPCSR_PRLD BIT(4)
102#define DT2821_SUPCSR_STRIG BIT(3)
103#define DT2821_SUPCSR_XTRIG BIT(2)
104#define DT2821_SUPCSR_XCLK BIT(1)
105#define DT2821_SUPCSR_BDINIT BIT(0)
106#define DT2821_TMRCTR_REG 0x0e
107#define DT2821_TMRCTR_PRESCALE(x) (((x) & 0xf) << 8)
108#define DT2821_TMRCTR_DIVIDER(x) ((255 - ((x) & 0xff)) << 0)
109
110
111#define DT2821_OSC_BASE 250
112#define DT2821_PRESCALE(x) BIT(x)
113#define DT2821_PRESCALE_MAX 15
114#define DT2821_DIVIDER_MAX 255
115#define DT2821_OSC_MAX (DT2821_OSC_BASE * \
116 DT2821_PRESCALE(DT2821_PRESCALE_MAX) * \
117 DT2821_DIVIDER_MAX)
118
119static const struct comedi_lrange range_dt282x_ai_lo_bipolar = {
120 4, {
121 BIP_RANGE(10),
122 BIP_RANGE(5),
123 BIP_RANGE(2.5),
124 BIP_RANGE(1.25)
125 }
126};
127
128static const struct comedi_lrange range_dt282x_ai_lo_unipolar = {
129 4, {
130 UNI_RANGE(10),
131 UNI_RANGE(5),
132 UNI_RANGE(2.5),
133 UNI_RANGE(1.25)
134 }
135};
136
137static const struct comedi_lrange range_dt282x_ai_5_bipolar = {
138 4, {
139 BIP_RANGE(5),
140 BIP_RANGE(2.5),
141 BIP_RANGE(1.25),
142 BIP_RANGE(0.625)
143 }
144};
145
146static const struct comedi_lrange range_dt282x_ai_5_unipolar = {
147 4, {
148 UNI_RANGE(5),
149 UNI_RANGE(2.5),
150 UNI_RANGE(1.25),
151 UNI_RANGE(0.625)
152 }
153};
154
155static const struct comedi_lrange range_dt282x_ai_hi_bipolar = {
156 4, {
157 BIP_RANGE(10),
158 BIP_RANGE(1),
159 BIP_RANGE(0.1),
160 BIP_RANGE(0.02)
161 }
162};
163
164static const struct comedi_lrange range_dt282x_ai_hi_unipolar = {
165 4, {
166 UNI_RANGE(10),
167 UNI_RANGE(1),
168 UNI_RANGE(0.1),
169 UNI_RANGE(0.02)
170 }
171};
172
173
174
175
176
177
178static const struct comedi_lrange dt282x_ao_range = {
179 5, {
180 BIP_RANGE(10),
181 BIP_RANGE(5),
182 BIP_RANGE(2.5),
183 UNI_RANGE(10),
184 UNI_RANGE(5),
185 }
186};
187
188struct dt282x_board {
189 const char *name;
190 unsigned int ai_maxdata;
191 int adchan_se;
192 int adchan_di;
193 int ai_speed;
194 int ispgl;
195 int dachan;
196 unsigned int ao_maxdata;
197};
198
199static const struct dt282x_board boardtypes[] = {
200 {
201 .name = "dt2821",
202 .ai_maxdata = 0x0fff,
203 .adchan_se = 16,
204 .adchan_di = 8,
205 .ai_speed = 20000,
206 .dachan = 2,
207 .ao_maxdata = 0x0fff,
208 }, {
209 .name = "dt2821-f",
210 .ai_maxdata = 0x0fff,
211 .adchan_se = 16,
212 .adchan_di = 8,
213 .ai_speed = 6500,
214 .dachan = 2,
215 .ao_maxdata = 0x0fff,
216 }, {
217 .name = "dt2821-g",
218 .ai_maxdata = 0x0fff,
219 .adchan_se = 16,
220 .adchan_di = 8,
221 .ai_speed = 4000,
222 .dachan = 2,
223 .ao_maxdata = 0x0fff,
224 }, {
225 .name = "dt2823",
226 .ai_maxdata = 0xffff,
227 .adchan_di = 4,
228 .ai_speed = 10000,
229 .dachan = 2,
230 .ao_maxdata = 0xffff,
231 }, {
232 .name = "dt2824-pgh",
233 .ai_maxdata = 0x0fff,
234 .adchan_se = 16,
235 .adchan_di = 8,
236 .ai_speed = 20000,
237 }, {
238 .name = "dt2824-pgl",
239 .ai_maxdata = 0x0fff,
240 .adchan_se = 16,
241 .adchan_di = 8,
242 .ai_speed = 20000,
243 .ispgl = 1,
244 }, {
245 .name = "dt2825",
246 .ai_maxdata = 0x0fff,
247 .adchan_se = 16,
248 .adchan_di = 8,
249 .ai_speed = 20000,
250 .ispgl = 1,
251 .dachan = 2,
252 .ao_maxdata = 0x0fff,
253 }, {
254 .name = "dt2827",
255 .ai_maxdata = 0xffff,
256 .adchan_di = 4,
257 .ai_speed = 10000,
258 .dachan = 2,
259 .ao_maxdata = 0x0fff,
260 }, {
261 .name = "dt2828",
262 .ai_maxdata = 0x0fff,
263 .adchan_se = 4,
264 .ai_speed = 10000,
265 .dachan = 2,
266 .ao_maxdata = 0x0fff,
267 }, {
268 .name = "dt2829",
269 .ai_maxdata = 0xffff,
270 .adchan_se = 8,
271 .ai_speed = 33250,
272 .dachan = 2,
273 .ao_maxdata = 0xffff,
274 }, {
275 .name = "dt21-ez",
276 .ai_maxdata = 0x0fff,
277 .adchan_se = 16,
278 .adchan_di = 8,
279 .ai_speed = 10000,
280 .dachan = 2,
281 .ao_maxdata = 0x0fff,
282 }, {
283 .name = "dt23-ez",
284 .ai_maxdata = 0xffff,
285 .adchan_se = 16,
286 .adchan_di = 8,
287 .ai_speed = 10000,
288 }, {
289 .name = "dt24-ez",
290 .ai_maxdata = 0x0fff,
291 .adchan_se = 16,
292 .adchan_di = 8,
293 .ai_speed = 10000,
294 }, {
295 .name = "dt24-ez-pgl",
296 .ai_maxdata = 0x0fff,
297 .adchan_se = 16,
298 .adchan_di = 8,
299 .ai_speed = 10000,
300 .ispgl = 1,
301 },
302};
303
304struct dt282x_private {
305 struct comedi_isadma *dma;
306 unsigned int ad_2scomp:1;
307 unsigned int divisor;
308 int dacsr;
309 int adcsr;
310 int supcsr;
311 int ntrig;
312 int nread;
313 int dma_dir;
314};
315
316static int dt282x_prep_ai_dma(struct comedi_device *dev, int dma_index, int n)
317{
318 struct dt282x_private *devpriv = dev->private;
319 struct comedi_isadma *dma = devpriv->dma;
320 struct comedi_isadma_desc *desc = &dma->desc[dma_index];
321
322 if (!devpriv->ntrig)
323 return 0;
324
325 if (n == 0)
326 n = desc->maxsize;
327 if (n > devpriv->ntrig * 2)
328 n = devpriv->ntrig * 2;
329 devpriv->ntrig -= n / 2;
330
331 desc->size = n;
332 comedi_isadma_set_mode(desc, devpriv->dma_dir);
333
334 comedi_isadma_program(desc);
335
336 return n;
337}
338
339static int dt282x_prep_ao_dma(struct comedi_device *dev, int dma_index, int n)
340{
341 struct dt282x_private *devpriv = dev->private;
342 struct comedi_isadma *dma = devpriv->dma;
343 struct comedi_isadma_desc *desc = &dma->desc[dma_index];
344
345 desc->size = n;
346 comedi_isadma_set_mode(desc, devpriv->dma_dir);
347
348 comedi_isadma_program(desc);
349
350 return n;
351}
352
353static void dt282x_disable_dma(struct comedi_device *dev)
354{
355 struct dt282x_private *devpriv = dev->private;
356 struct comedi_isadma *dma = devpriv->dma;
357 struct comedi_isadma_desc *desc;
358 int i;
359
360 for (i = 0; i < 2; i++) {
361 desc = &dma->desc[i];
362 comedi_isadma_disable(desc->chan);
363 }
364}
365
366static unsigned int dt282x_ns_to_timer(unsigned int *ns, unsigned int flags)
367{
368 unsigned int prescale, base, divider;
369
370 for (prescale = 0; prescale <= DT2821_PRESCALE_MAX; prescale++) {
371 if (prescale == 1)
372 continue;
373 base = DT2821_OSC_BASE * DT2821_PRESCALE(prescale);
374 switch (flags & CMDF_ROUND_MASK) {
375 case CMDF_ROUND_NEAREST:
376 default:
377 divider = DIV_ROUND_CLOSEST(*ns, base);
378 break;
379 case CMDF_ROUND_DOWN:
380 divider = (*ns) / base;
381 break;
382 case CMDF_ROUND_UP:
383 divider = DIV_ROUND_UP(*ns, base);
384 break;
385 }
386 if (divider <= DT2821_DIVIDER_MAX)
387 break;
388 }
389 if (divider > DT2821_DIVIDER_MAX) {
390 prescale = DT2821_PRESCALE_MAX;
391 divider = DT2821_DIVIDER_MAX;
392 base = DT2821_OSC_BASE * DT2821_PRESCALE(prescale);
393 }
394 *ns = divider * base;
395 return DT2821_TMRCTR_PRESCALE(prescale) |
396 DT2821_TMRCTR_DIVIDER(divider);
397}
398
399static void dt282x_munge(struct comedi_device *dev,
400 struct comedi_subdevice *s,
401 unsigned short *buf,
402 unsigned int nbytes)
403{
404 struct dt282x_private *devpriv = dev->private;
405 unsigned int val;
406 int i;
407
408 if (nbytes % 2)
409 dev_err(dev->class_dev,
410 "bug! odd number of bytes from dma xfer\n");
411
412 for (i = 0; i < nbytes / 2; i++) {
413 val = buf[i];
414 val &= s->maxdata;
415 if (devpriv->ad_2scomp)
416 val = comedi_offset_munge(s, val);
417
418 buf[i] = val;
419 }
420}
421
422static unsigned int dt282x_ao_setup_dma(struct comedi_device *dev,
423 struct comedi_subdevice *s,
424 int cur_dma)
425{
426 struct dt282x_private *devpriv = dev->private;
427 struct comedi_isadma *dma = devpriv->dma;
428 struct comedi_isadma_desc *desc = &dma->desc[cur_dma];
429 unsigned int nsamples = comedi_bytes_to_samples(s, desc->maxsize);
430 unsigned int nbytes;
431
432 nbytes = comedi_buf_read_samples(s, desc->virt_addr, nsamples);
433 if (nbytes)
434 dt282x_prep_ao_dma(dev, cur_dma, nbytes);
435 else
436 dev_err(dev->class_dev, "AO underrun\n");
437
438 return nbytes;
439}
440
441static void dt282x_ao_dma_interrupt(struct comedi_device *dev,
442 struct comedi_subdevice *s)
443{
444 struct dt282x_private *devpriv = dev->private;
445 struct comedi_isadma *dma = devpriv->dma;
446 struct comedi_isadma_desc *desc = &dma->desc[dma->cur_dma];
447
448 outw(devpriv->supcsr | DT2821_SUPCSR_CLRDMADNE,
449 dev->iobase + DT2821_SUPCSR_REG);
450
451 comedi_isadma_disable(desc->chan);
452
453 if (!dt282x_ao_setup_dma(dev, s, dma->cur_dma))
454 s->async->events |= COMEDI_CB_OVERFLOW;
455
456 dma->cur_dma = 1 - dma->cur_dma;
457}
458
459static void dt282x_ai_dma_interrupt(struct comedi_device *dev,
460 struct comedi_subdevice *s)
461{
462 struct dt282x_private *devpriv = dev->private;
463 struct comedi_isadma *dma = devpriv->dma;
464 struct comedi_isadma_desc *desc = &dma->desc[dma->cur_dma];
465 unsigned int nsamples = comedi_bytes_to_samples(s, desc->size);
466 int ret;
467
468 outw(devpriv->supcsr | DT2821_SUPCSR_CLRDMADNE,
469 dev->iobase + DT2821_SUPCSR_REG);
470
471 comedi_isadma_disable(desc->chan);
472
473 dt282x_munge(dev, s, desc->virt_addr, desc->size);
474 ret = comedi_buf_write_samples(s, desc->virt_addr, nsamples);
475 if (ret != desc->size)
476 return;
477
478 devpriv->nread -= nsamples;
479 if (devpriv->nread < 0) {
480 dev_info(dev->class_dev, "nread off by one\n");
481 devpriv->nread = 0;
482 }
483 if (!devpriv->nread) {
484 s->async->events |= COMEDI_CB_EOA;
485 return;
486 }
487#if 0
488
489
490 if (!devpriv->ntrig) {
491 devpriv->supcsr &= ~DT2821_SUPCSR_DDMA;
492 outw(devpriv->supcsr, dev->iobase + DT2821_SUPCSR_REG);
493 }
494#endif
495
496 dt282x_prep_ai_dma(dev, dma->cur_dma, 0);
497
498 dma->cur_dma = 1 - dma->cur_dma;
499}
500
501static irqreturn_t dt282x_interrupt(int irq, void *d)
502{
503 struct comedi_device *dev = d;
504 struct dt282x_private *devpriv = dev->private;
505 struct comedi_subdevice *s = dev->read_subdev;
506 struct comedi_subdevice *s_ao = dev->write_subdev;
507 unsigned int supcsr, adcsr, dacsr;
508 int handled = 0;
509
510 if (!dev->attached) {
511 dev_err(dev->class_dev, "spurious interrupt\n");
512 return IRQ_HANDLED;
513 }
514
515 adcsr = inw(dev->iobase + DT2821_ADCSR_REG);
516 dacsr = inw(dev->iobase + DT2821_DACSR_REG);
517 supcsr = inw(dev->iobase + DT2821_SUPCSR_REG);
518 if (supcsr & DT2821_SUPCSR_DMAD) {
519 if (devpriv->dma_dir == COMEDI_ISADMA_READ)
520 dt282x_ai_dma_interrupt(dev, s);
521 else
522 dt282x_ao_dma_interrupt(dev, s_ao);
523 handled = 1;
524 }
525 if (adcsr & DT2821_ADCSR_ADERR) {
526 if (devpriv->nread != 0) {
527 dev_err(dev->class_dev, "A/D error\n");
528 s->async->events |= COMEDI_CB_ERROR;
529 }
530 handled = 1;
531 }
532 if (dacsr & DT2821_DACSR_DAERR) {
533 dev_err(dev->class_dev, "D/A error\n");
534 s_ao->async->events |= COMEDI_CB_ERROR;
535 handled = 1;
536 }
537#if 0
538 if (adcsr & DT2821_ADCSR_ADDONE) {
539 unsigned short data;
540
541 data = inw(dev->iobase + DT2821_ADDAT_REG);
542 data &= s->maxdata;
543 if (devpriv->ad_2scomp)
544 data = comedi_offset_munge(s, data);
545
546 comedi_buf_write_samples(s, &data, 1);
547
548 devpriv->nread--;
549 if (!devpriv->nread) {
550 s->async->events |= COMEDI_CB_EOA;
551 } else {
552 if (supcsr & DT2821_SUPCSR_SCDN)
553 outw(devpriv->supcsr | DT2821_SUPCSR_STRIG,
554 dev->iobase + DT2821_SUPCSR_REG);
555 }
556 handled = 1;
557 }
558#endif
559 comedi_handle_events(dev, s);
560 comedi_handle_events(dev, s_ao);
561
562 return IRQ_RETVAL(handled);
563}
564
565static void dt282x_load_changain(struct comedi_device *dev, int n,
566 unsigned int *chanlist)
567{
568 struct dt282x_private *devpriv = dev->private;
569 int i;
570
571 outw(DT2821_CHANCSR_LLE | DT2821_CHANCSR_NUMB(n),
572 dev->iobase + DT2821_CHANCSR_REG);
573 for (i = 0; i < n; i++) {
574 unsigned int chan = CR_CHAN(chanlist[i]);
575 unsigned int range = CR_RANGE(chanlist[i]);
576
577 outw(devpriv->adcsr |
578 DT2821_ADCSR_GS(range) |
579 DT2821_ADCSR_CHAN(chan),
580 dev->iobase + DT2821_ADCSR_REG);
581 }
582 outw(DT2821_CHANCSR_NUMB(n), dev->iobase + DT2821_CHANCSR_REG);
583}
584
585static int dt282x_ai_timeout(struct comedi_device *dev,
586 struct comedi_subdevice *s,
587 struct comedi_insn *insn,
588 unsigned long context)
589{
590 unsigned int status;
591
592 status = inw(dev->iobase + DT2821_ADCSR_REG);
593 switch (context) {
594 case DT2821_ADCSR_MUXBUSY:
595 if ((status & DT2821_ADCSR_MUXBUSY) == 0)
596 return 0;
597 break;
598 case DT2821_ADCSR_ADDONE:
599 if (status & DT2821_ADCSR_ADDONE)
600 return 0;
601 break;
602 default:
603 return -EINVAL;
604 }
605 return -EBUSY;
606}
607
608
609
610
611
612
613
614static int dt282x_ai_insn_read(struct comedi_device *dev,
615 struct comedi_subdevice *s,
616 struct comedi_insn *insn,
617 unsigned int *data)
618{
619 struct dt282x_private *devpriv = dev->private;
620 unsigned int val;
621 int ret;
622 int i;
623
624
625 devpriv->adcsr = DT2821_ADCSR_ADCLK;
626 outw(devpriv->adcsr, dev->iobase + DT2821_ADCSR_REG);
627
628 dt282x_load_changain(dev, 1, &insn->chanspec);
629
630 outw(devpriv->supcsr | DT2821_SUPCSR_PRLD,
631 dev->iobase + DT2821_SUPCSR_REG);
632 ret = comedi_timeout(dev, s, insn,
633 dt282x_ai_timeout, DT2821_ADCSR_MUXBUSY);
634 if (ret)
635 return ret;
636
637 for (i = 0; i < insn->n; i++) {
638 outw(devpriv->supcsr | DT2821_SUPCSR_STRIG,
639 dev->iobase + DT2821_SUPCSR_REG);
640
641 ret = comedi_timeout(dev, s, insn,
642 dt282x_ai_timeout, DT2821_ADCSR_ADDONE);
643 if (ret)
644 return ret;
645
646 val = inw(dev->iobase + DT2821_ADDAT_REG);
647 val &= s->maxdata;
648 if (devpriv->ad_2scomp)
649 val = comedi_offset_munge(s, val);
650
651 data[i] = val;
652 }
653
654 return i;
655}
656
657static int dt282x_ai_cmdtest(struct comedi_device *dev,
658 struct comedi_subdevice *s,
659 struct comedi_cmd *cmd)
660{
661 const struct dt282x_board *board = dev->board_ptr;
662 struct dt282x_private *devpriv = dev->private;
663 int err = 0;
664 unsigned int arg;
665
666
667
668 err |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW);
669 err |= comedi_check_trigger_src(&cmd->scan_begin_src,
670 TRIG_FOLLOW | TRIG_EXT);
671 err |= comedi_check_trigger_src(&cmd->convert_src, TRIG_TIMER);
672 err |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);
673 err |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);
674
675 if (err)
676 return 1;
677
678
679
680 err |= comedi_check_trigger_is_unique(cmd->scan_begin_src);
681 err |= comedi_check_trigger_is_unique(cmd->stop_src);
682
683
684
685 if (err)
686 return 2;
687
688
689
690 err |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);
691 err |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);
692 err |= comedi_check_trigger_arg_max(&cmd->convert_arg, DT2821_OSC_MAX);
693 err |= comedi_check_trigger_arg_min(&cmd->convert_arg, board->ai_speed);
694 err |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,
695 cmd->chanlist_len);
696
697 if (cmd->stop_src == TRIG_COUNT)
698 err |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);
699 else
700 err |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);
701
702 if (err)
703 return 3;
704
705
706
707 arg = cmd->convert_arg;
708 devpriv->divisor = dt282x_ns_to_timer(&arg, cmd->flags);
709 err |= comedi_check_trigger_arg_is(&cmd->convert_arg, arg);
710
711 if (err)
712 return 4;
713
714 return 0;
715}
716
717static int dt282x_ai_cmd(struct comedi_device *dev, struct comedi_subdevice *s)
718{
719 struct dt282x_private *devpriv = dev->private;
720 struct comedi_isadma *dma = devpriv->dma;
721 struct comedi_cmd *cmd = &s->async->cmd;
722 int ret;
723
724 dt282x_disable_dma(dev);
725
726 outw(devpriv->divisor, dev->iobase + DT2821_TMRCTR_REG);
727
728 devpriv->supcsr = DT2821_SUPCSR_ERRINTEN;
729 if (cmd->scan_begin_src == TRIG_FOLLOW)
730 devpriv->supcsr = DT2821_SUPCSR_DS_AD_CLK;
731 else
732 devpriv->supcsr = DT2821_SUPCSR_DS_AD_TRIG;
733 outw(devpriv->supcsr |
734 DT2821_SUPCSR_CLRDMADNE |
735 DT2821_SUPCSR_BUFFB |
736 DT2821_SUPCSR_ADCINIT,
737 dev->iobase + DT2821_SUPCSR_REG);
738
739 devpriv->ntrig = cmd->stop_arg * cmd->scan_end_arg;
740 devpriv->nread = devpriv->ntrig;
741
742 devpriv->dma_dir = COMEDI_ISADMA_READ;
743 dma->cur_dma = 0;
744 dt282x_prep_ai_dma(dev, 0, 0);
745 if (devpriv->ntrig) {
746 dt282x_prep_ai_dma(dev, 1, 0);
747 devpriv->supcsr |= DT2821_SUPCSR_DDMA;
748 outw(devpriv->supcsr, dev->iobase + DT2821_SUPCSR_REG);
749 }
750
751 devpriv->adcsr = 0;
752
753 dt282x_load_changain(dev, cmd->chanlist_len, cmd->chanlist);
754
755 devpriv->adcsr = DT2821_ADCSR_ADCLK | DT2821_ADCSR_IADDONE;
756 outw(devpriv->adcsr, dev->iobase + DT2821_ADCSR_REG);
757
758 outw(devpriv->supcsr | DT2821_SUPCSR_PRLD,
759 dev->iobase + DT2821_SUPCSR_REG);
760 ret = comedi_timeout(dev, s, NULL,
761 dt282x_ai_timeout, DT2821_ADCSR_MUXBUSY);
762 if (ret)
763 return ret;
764
765 if (cmd->scan_begin_src == TRIG_FOLLOW) {
766 outw(devpriv->supcsr | DT2821_SUPCSR_STRIG,
767 dev->iobase + DT2821_SUPCSR_REG);
768 } else {
769 devpriv->supcsr |= DT2821_SUPCSR_XTRIG;
770 outw(devpriv->supcsr, dev->iobase + DT2821_SUPCSR_REG);
771 }
772
773 return 0;
774}
775
776static int dt282x_ai_cancel(struct comedi_device *dev,
777 struct comedi_subdevice *s)
778{
779 struct dt282x_private *devpriv = dev->private;
780
781 dt282x_disable_dma(dev);
782
783 devpriv->adcsr = 0;
784 outw(devpriv->adcsr, dev->iobase + DT2821_ADCSR_REG);
785
786 devpriv->supcsr = 0;
787 outw(devpriv->supcsr | DT2821_SUPCSR_ADCINIT,
788 dev->iobase + DT2821_SUPCSR_REG);
789
790 return 0;
791}
792
793static int dt282x_ao_insn_write(struct comedi_device *dev,
794 struct comedi_subdevice *s,
795 struct comedi_insn *insn,
796 unsigned int *data)
797{
798 struct dt282x_private *devpriv = dev->private;
799 unsigned int chan = CR_CHAN(insn->chanspec);
800 unsigned int range = CR_RANGE(insn->chanspec);
801 int i;
802
803 devpriv->dacsr |= DT2821_DACSR_SSEL | DT2821_DACSR_YSEL(chan);
804
805 for (i = 0; i < insn->n; i++) {
806 unsigned int val = data[i];
807
808 s->readback[chan] = val;
809
810 if (comedi_range_is_bipolar(s, range))
811 val = comedi_offset_munge(s, val);
812
813 outw(devpriv->dacsr, dev->iobase + DT2821_DACSR_REG);
814
815 outw(val, dev->iobase + DT2821_DADAT_REG);
816
817 outw(devpriv->supcsr | DT2821_SUPCSR_DACON,
818 dev->iobase + DT2821_SUPCSR_REG);
819 }
820
821 return insn->n;
822}
823
824static int dt282x_ao_cmdtest(struct comedi_device *dev,
825 struct comedi_subdevice *s,
826 struct comedi_cmd *cmd)
827{
828 struct dt282x_private *devpriv = dev->private;
829 int err = 0;
830 unsigned int arg;
831
832
833
834 err |= comedi_check_trigger_src(&cmd->start_src, TRIG_INT);
835 err |= comedi_check_trigger_src(&cmd->scan_begin_src, TRIG_TIMER);
836 err |= comedi_check_trigger_src(&cmd->convert_src, TRIG_NOW);
837 err |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);
838 err |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);
839
840 if (err)
841 return 1;
842
843
844
845 err |= comedi_check_trigger_is_unique(cmd->stop_src);
846
847
848
849 if (err)
850 return 2;
851
852
853
854 err |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);
855 err |= comedi_check_trigger_arg_min(&cmd->scan_begin_arg, 5000);
856 err |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);
857 err |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,
858 cmd->chanlist_len);
859
860 if (cmd->stop_src == TRIG_COUNT)
861 err |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);
862 else
863 err |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);
864
865 if (err)
866 return 3;
867
868
869
870 arg = cmd->scan_begin_arg;
871 devpriv->divisor = dt282x_ns_to_timer(&arg, cmd->flags);
872 err |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, arg);
873
874 if (err)
875 return 4;
876
877 return 0;
878}
879
880static int dt282x_ao_inttrig(struct comedi_device *dev,
881 struct comedi_subdevice *s,
882 unsigned int trig_num)
883{
884 struct dt282x_private *devpriv = dev->private;
885 struct comedi_cmd *cmd = &s->async->cmd;
886
887 if (trig_num != cmd->start_src)
888 return -EINVAL;
889
890 if (!dt282x_ao_setup_dma(dev, s, 0))
891 return -EPIPE;
892
893 if (!dt282x_ao_setup_dma(dev, s, 1))
894 return -EPIPE;
895
896 outw(devpriv->supcsr | DT2821_SUPCSR_STRIG,
897 dev->iobase + DT2821_SUPCSR_REG);
898 s->async->inttrig = NULL;
899
900 return 1;
901}
902
903static int dt282x_ao_cmd(struct comedi_device *dev, struct comedi_subdevice *s)
904{
905 struct dt282x_private *devpriv = dev->private;
906 struct comedi_isadma *dma = devpriv->dma;
907 struct comedi_cmd *cmd = &s->async->cmd;
908
909 dt282x_disable_dma(dev);
910
911 devpriv->supcsr = DT2821_SUPCSR_ERRINTEN |
912 DT2821_SUPCSR_DS_DA_CLK |
913 DT2821_SUPCSR_DDMA;
914 outw(devpriv->supcsr |
915 DT2821_SUPCSR_CLRDMADNE |
916 DT2821_SUPCSR_BUFFB |
917 DT2821_SUPCSR_DACINIT,
918 dev->iobase + DT2821_SUPCSR_REG);
919
920 devpriv->ntrig = cmd->stop_arg * cmd->chanlist_len;
921 devpriv->nread = devpriv->ntrig;
922
923 devpriv->dma_dir = COMEDI_ISADMA_WRITE;
924 dma->cur_dma = 0;
925
926 outw(devpriv->divisor, dev->iobase + DT2821_TMRCTR_REG);
927
928
929 devpriv->dacsr &= (DT2821_DACSR_LBOE | DT2821_DACSR_HBOE);
930
931 devpriv->dacsr |= (DT2821_DACSR_SSEL |
932 DT2821_DACSR_DACLK |
933 DT2821_DACSR_IDARDY);
934 outw(devpriv->dacsr, dev->iobase + DT2821_DACSR_REG);
935
936 s->async->inttrig = dt282x_ao_inttrig;
937
938 return 0;
939}
940
941static int dt282x_ao_cancel(struct comedi_device *dev,
942 struct comedi_subdevice *s)
943{
944 struct dt282x_private *devpriv = dev->private;
945
946 dt282x_disable_dma(dev);
947
948
949 devpriv->dacsr &= (DT2821_DACSR_LBOE | DT2821_DACSR_HBOE);
950
951 outw(devpriv->dacsr, dev->iobase + DT2821_DACSR_REG);
952
953 devpriv->supcsr = 0;
954 outw(devpriv->supcsr | DT2821_SUPCSR_DACINIT,
955 dev->iobase + DT2821_SUPCSR_REG);
956
957 return 0;
958}
959
960static int dt282x_dio_insn_bits(struct comedi_device *dev,
961 struct comedi_subdevice *s,
962 struct comedi_insn *insn,
963 unsigned int *data)
964{
965 if (comedi_dio_update_state(s, data))
966 outw(s->state, dev->iobase + DT2821_DIODAT_REG);
967
968 data[1] = inw(dev->iobase + DT2821_DIODAT_REG);
969
970 return insn->n;
971}
972
973static int dt282x_dio_insn_config(struct comedi_device *dev,
974 struct comedi_subdevice *s,
975 struct comedi_insn *insn,
976 unsigned int *data)
977{
978 struct dt282x_private *devpriv = dev->private;
979 unsigned int chan = CR_CHAN(insn->chanspec);
980 unsigned int mask;
981 int ret;
982
983 if (chan < 8)
984 mask = 0x00ff;
985 else
986 mask = 0xff00;
987
988 ret = comedi_dio_insn_config(dev, s, insn, data, mask);
989 if (ret)
990 return ret;
991
992 devpriv->dacsr &= ~(DT2821_DACSR_LBOE | DT2821_DACSR_HBOE);
993 if (s->io_bits & 0x00ff)
994 devpriv->dacsr |= DT2821_DACSR_LBOE;
995 if (s->io_bits & 0xff00)
996 devpriv->dacsr |= DT2821_DACSR_HBOE;
997
998 outw(devpriv->dacsr, dev->iobase + DT2821_DACSR_REG);
999
1000 return insn->n;
1001}
1002
1003static const struct comedi_lrange *const ai_range_table[] = {
1004 &range_dt282x_ai_lo_bipolar,
1005 &range_dt282x_ai_lo_unipolar,
1006 &range_dt282x_ai_5_bipolar,
1007 &range_dt282x_ai_5_unipolar
1008};
1009
1010static const struct comedi_lrange *const ai_range_pgl_table[] = {
1011 &range_dt282x_ai_hi_bipolar,
1012 &range_dt282x_ai_hi_unipolar
1013};
1014
1015static const struct comedi_lrange *opt_ai_range_lkup(int ispgl, int x)
1016{
1017 if (ispgl) {
1018 if (x < 0 || x >= 2)
1019 x = 0;
1020 return ai_range_pgl_table[x];
1021 }
1022
1023 if (x < 0 || x >= 4)
1024 x = 0;
1025 return ai_range_table[x];
1026}
1027
1028static void dt282x_alloc_dma(struct comedi_device *dev,
1029 struct comedi_devconfig *it)
1030{
1031 struct dt282x_private *devpriv = dev->private;
1032 unsigned int irq_num = it->options[1];
1033 unsigned int dma_chan[2];
1034
1035 if (it->options[2] < it->options[3]) {
1036 dma_chan[0] = it->options[2];
1037 dma_chan[1] = it->options[3];
1038 } else {
1039 dma_chan[0] = it->options[3];
1040 dma_chan[1] = it->options[2];
1041 }
1042
1043 if (!irq_num || dma_chan[0] == dma_chan[1] ||
1044 dma_chan[0] < 5 || dma_chan[0] > 7 ||
1045 dma_chan[1] < 5 || dma_chan[1] > 7)
1046 return;
1047
1048 if (request_irq(irq_num, dt282x_interrupt, 0, dev->board_name, dev))
1049 return;
1050
1051
1052 devpriv->dma = comedi_isadma_alloc(dev, 2, dma_chan[0], dma_chan[1],
1053 PAGE_SIZE, 0);
1054 if (!devpriv->dma)
1055 free_irq(irq_num, dev);
1056 else
1057 dev->irq = irq_num;
1058}
1059
1060static void dt282x_free_dma(struct comedi_device *dev)
1061{
1062 struct dt282x_private *devpriv = dev->private;
1063
1064 if (devpriv)
1065 comedi_isadma_free(devpriv->dma);
1066}
1067
1068static int dt282x_initialize(struct comedi_device *dev)
1069{
1070
1071 outw(DT2821_SUPCSR_BDINIT, dev->iobase + DT2821_SUPCSR_REG);
1072 inw(dev->iobase + DT2821_ADCSR_REG);
1073
1074
1075
1076
1077
1078 if (((inw(dev->iobase + DT2821_ADCSR_REG) & 0xfff0) != 0x7c00) ||
1079 ((inw(dev->iobase + DT2821_CHANCSR_REG) & 0xf0f0) != 0x70f0) ||
1080 ((inw(dev->iobase + DT2821_DACSR_REG) & 0x7c93) != 0x7c90) ||
1081 ((inw(dev->iobase + DT2821_SUPCSR_REG) & 0xf8ff) != 0x0000) ||
1082 ((inw(dev->iobase + DT2821_TMRCTR_REG) & 0xff00) != 0xf000)) {
1083 dev_err(dev->class_dev, "board not found\n");
1084 return -EIO;
1085 }
1086 return 0;
1087}
1088
1089static int dt282x_attach(struct comedi_device *dev, struct comedi_devconfig *it)
1090{
1091 const struct dt282x_board *board = dev->board_ptr;
1092 struct dt282x_private *devpriv;
1093 struct comedi_subdevice *s;
1094 int ret;
1095
1096 ret = comedi_request_region(dev, it->options[0], 0x10);
1097 if (ret)
1098 return ret;
1099
1100 ret = dt282x_initialize(dev);
1101 if (ret)
1102 return ret;
1103
1104 devpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));
1105 if (!devpriv)
1106 return -ENOMEM;
1107
1108
1109 dt282x_alloc_dma(dev, it);
1110
1111 ret = comedi_alloc_subdevices(dev, 3);
1112 if (ret)
1113 return ret;
1114
1115
1116 s = &dev->subdevices[0];
1117 s->type = COMEDI_SUBD_AI;
1118 s->subdev_flags = SDF_READABLE;
1119 if ((it->options[4] && board->adchan_di) || board->adchan_se == 0) {
1120 s->subdev_flags |= SDF_DIFF;
1121 s->n_chan = board->adchan_di;
1122 } else {
1123 s->subdev_flags |= SDF_COMMON;
1124 s->n_chan = board->adchan_se;
1125 }
1126 s->maxdata = board->ai_maxdata;
1127
1128 s->range_table = opt_ai_range_lkup(board->ispgl, it->options[8]);
1129 devpriv->ad_2scomp = it->options[5] ? 1 : 0;
1130
1131 s->insn_read = dt282x_ai_insn_read;
1132 if (dev->irq) {
1133 dev->read_subdev = s;
1134 s->subdev_flags |= SDF_CMD_READ;
1135 s->len_chanlist = s->n_chan;
1136 s->do_cmdtest = dt282x_ai_cmdtest;
1137 s->do_cmd = dt282x_ai_cmd;
1138 s->cancel = dt282x_ai_cancel;
1139 }
1140
1141
1142 s = &dev->subdevices[1];
1143 if (board->dachan) {
1144 s->type = COMEDI_SUBD_AO;
1145 s->subdev_flags = SDF_WRITABLE;
1146 s->n_chan = board->dachan;
1147 s->maxdata = board->ao_maxdata;
1148
1149 s->range_table = &dt282x_ao_range;
1150 s->insn_write = dt282x_ao_insn_write;
1151 if (dev->irq) {
1152 dev->write_subdev = s;
1153 s->subdev_flags |= SDF_CMD_WRITE;
1154 s->len_chanlist = s->n_chan;
1155 s->do_cmdtest = dt282x_ao_cmdtest;
1156 s->do_cmd = dt282x_ao_cmd;
1157 s->cancel = dt282x_ao_cancel;
1158 }
1159
1160 ret = comedi_alloc_subdev_readback(s);
1161 if (ret)
1162 return ret;
1163 } else {
1164 s->type = COMEDI_SUBD_UNUSED;
1165 }
1166
1167
1168 s = &dev->subdevices[2];
1169 s->type = COMEDI_SUBD_DIO;
1170 s->subdev_flags = SDF_READABLE | SDF_WRITABLE;
1171 s->n_chan = 16;
1172 s->maxdata = 1;
1173 s->range_table = &range_digital;
1174 s->insn_bits = dt282x_dio_insn_bits;
1175 s->insn_config = dt282x_dio_insn_config;
1176
1177 return 0;
1178}
1179
1180static void dt282x_detach(struct comedi_device *dev)
1181{
1182 dt282x_free_dma(dev);
1183 comedi_legacy_detach(dev);
1184}
1185
1186static struct comedi_driver dt282x_driver = {
1187 .driver_name = "dt282x",
1188 .module = THIS_MODULE,
1189 .attach = dt282x_attach,
1190 .detach = dt282x_detach,
1191 .board_name = &boardtypes[0].name,
1192 .num_names = ARRAY_SIZE(boardtypes),
1193 .offset = sizeof(struct dt282x_board),
1194};
1195module_comedi_driver(dt282x_driver);
1196
1197MODULE_AUTHOR("Comedi http://www.comedi.org");
1198MODULE_DESCRIPTION("Comedi driver for Data Translation DT2821 series");
1199MODULE_LICENSE("GPL");
1200