linux/drivers/edac/amd64_edac_dbg.c
<<
>>
Prefs
   1// SPDX-License-Identifier: GPL-2.0
   2#include "amd64_edac.h"
   3
   4#define EDAC_DCT_ATTR_SHOW(reg)                                         \
   5static ssize_t amd64_##reg##_show(struct device *dev,                   \
   6                               struct device_attribute *mattr,          \
   7                               char *data)                              \
   8{                                                                       \
   9        struct mem_ctl_info *mci = to_mci(dev);                         \
  10        struct amd64_pvt *pvt = mci->pvt_info;                          \
  11                return sprintf(data, "0x%016llx\n", (u64)pvt->reg);     \
  12}
  13
  14EDAC_DCT_ATTR_SHOW(dhar);
  15EDAC_DCT_ATTR_SHOW(dbam0);
  16EDAC_DCT_ATTR_SHOW(top_mem);
  17EDAC_DCT_ATTR_SHOW(top_mem2);
  18
  19static ssize_t amd64_hole_show(struct device *dev,
  20                               struct device_attribute *mattr,
  21                               char *data)
  22{
  23        struct mem_ctl_info *mci = to_mci(dev);
  24
  25        u64 hole_base = 0;
  26        u64 hole_offset = 0;
  27        u64 hole_size = 0;
  28
  29        amd64_get_dram_hole_info(mci, &hole_base, &hole_offset, &hole_size);
  30
  31        return sprintf(data, "%llx %llx %llx\n", hole_base, hole_offset,
  32                                                 hole_size);
  33}
  34
  35/*
  36 * update NUM_DBG_ATTRS in case you add new members
  37 */
  38static DEVICE_ATTR(dhar, S_IRUGO, amd64_dhar_show, NULL);
  39static DEVICE_ATTR(dbam, S_IRUGO, amd64_dbam0_show, NULL);
  40static DEVICE_ATTR(topmem, S_IRUGO, amd64_top_mem_show, NULL);
  41static DEVICE_ATTR(topmem2, S_IRUGO, amd64_top_mem2_show, NULL);
  42static DEVICE_ATTR(dram_hole, S_IRUGO, amd64_hole_show, NULL);
  43
  44static struct attribute *amd64_edac_dbg_attrs[] = {
  45        &dev_attr_dhar.attr,
  46        &dev_attr_dbam.attr,
  47        &dev_attr_topmem.attr,
  48        &dev_attr_topmem2.attr,
  49        &dev_attr_dram_hole.attr,
  50        NULL
  51};
  52
  53const struct attribute_group amd64_edac_dbg_group = {
  54        .attrs = amd64_edac_dbg_attrs,
  55};
  56