1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#include <linux/kernel.h>
30#include <linux/init.h>
31#include <linux/types.h>
32#include <linux/export.h>
33#include <linux/spinlock.h>
34#include <linux/platform_device.h>
35#include <linux/gpio.h>
36
37#include <asm/mach-rc32434/rb.h>
38#include <asm/mach-rc32434/gpio.h>
39
40struct rb532_gpio_chip {
41 struct gpio_chip chip;
42 void __iomem *regbase;
43};
44
45static struct resource rb532_gpio_reg0_res[] = {
46 {
47 .name = "gpio_reg0",
48 .start = REGBASE + GPIOBASE,
49 .end = REGBASE + GPIOBASE + sizeof(struct rb532_gpio_reg) - 1,
50 .flags = IORESOURCE_MEM,
51 }
52};
53
54
55
56
57
58
59
60static inline void rb532_set_bit(unsigned bitval,
61 unsigned offset, void __iomem *ioaddr)
62{
63 unsigned long flags;
64 u32 val;
65
66 local_irq_save(flags);
67
68 val = readl(ioaddr);
69 val &= ~(!bitval << offset);
70 val |= (!!bitval << offset);
71 writel(val, ioaddr);
72
73 local_irq_restore(flags);
74}
75
76
77
78
79
80static inline int rb532_get_bit(unsigned offset, void __iomem *ioaddr)
81{
82 return readl(ioaddr) & (1 << offset);
83}
84
85
86
87static int rb532_gpio_get(struct gpio_chip *chip, unsigned offset)
88{
89 struct rb532_gpio_chip *gpch;
90
91 gpch = container_of(chip, struct rb532_gpio_chip, chip);
92 return rb532_get_bit(offset, gpch->regbase + GPIOD);
93}
94
95
96
97
98static void rb532_gpio_set(struct gpio_chip *chip,
99 unsigned offset, int value)
100{
101 struct rb532_gpio_chip *gpch;
102
103 gpch = container_of(chip, struct rb532_gpio_chip, chip);
104 rb532_set_bit(value, offset, gpch->regbase + GPIOD);
105}
106
107
108
109
110static int rb532_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
111{
112 struct rb532_gpio_chip *gpch;
113
114 gpch = container_of(chip, struct rb532_gpio_chip, chip);
115
116
117 rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);
118
119 rb532_set_bit(0, offset, gpch->regbase + GPIOCFG);
120 return 0;
121}
122
123
124
125
126static int rb532_gpio_direction_output(struct gpio_chip *chip,
127 unsigned offset, int value)
128{
129 struct rb532_gpio_chip *gpch;
130
131 gpch = container_of(chip, struct rb532_gpio_chip, chip);
132
133
134 rb532_set_bit(0, offset, gpch->regbase + GPIOFUNC);
135
136
137 rb532_set_bit(value, offset, gpch->regbase + GPIOD);
138
139 rb532_set_bit(1, offset, gpch->regbase + GPIOCFG);
140 return 0;
141}
142
143static struct rb532_gpio_chip rb532_gpio_chip[] = {
144 [0] = {
145 .chip = {
146 .label = "gpio0",
147 .direction_input = rb532_gpio_direction_input,
148 .direction_output = rb532_gpio_direction_output,
149 .get = rb532_gpio_get,
150 .set = rb532_gpio_set,
151 .base = 0,
152 .ngpio = 32,
153 },
154 },
155};
156
157
158
159
160void rb532_gpio_set_ilevel(int bit, unsigned gpio)
161{
162 rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOILEVEL);
163}
164EXPORT_SYMBOL(rb532_gpio_set_ilevel);
165
166
167
168
169void rb532_gpio_set_istat(int bit, unsigned gpio)
170{
171 rb532_set_bit(bit, gpio, rb532_gpio_chip->regbase + GPIOISTAT);
172}
173EXPORT_SYMBOL(rb532_gpio_set_istat);
174
175
176
177
178void rb532_gpio_set_func(unsigned gpio)
179{
180 rb532_set_bit(1, gpio, rb532_gpio_chip->regbase + GPIOFUNC);
181}
182EXPORT_SYMBOL(rb532_gpio_set_func);
183
184int __init rb532_gpio_init(void)
185{
186 struct resource *r;
187
188 r = rb532_gpio_reg0_res;
189 rb532_gpio_chip->regbase = ioremap_nocache(r->start, resource_size(r));
190
191 if (!rb532_gpio_chip->regbase) {
192 printk(KERN_ERR "rb532: cannot remap GPIO register 0\n");
193 return -ENXIO;
194 }
195
196
197 gpiochip_add(&rb532_gpio_chip->chip);
198
199 return 0;
200}
201arch_initcall(rb532_gpio_init);
202