1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#include "drmP.h"
24#include "amdgpu.h"
25#include "amdgpu_ih.h"
26#include "vid.h"
27
28#include "oss/oss_3_0_d.h"
29#include "oss/oss_3_0_sh_mask.h"
30
31#include "bif/bif_5_1_d.h"
32#include "bif/bif_5_1_sh_mask.h"
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49static void tonga_ih_set_interrupt_funcs(struct amdgpu_device *adev);
50
51
52
53
54
55
56
57
58static void tonga_ih_enable_interrupts(struct amdgpu_device *adev)
59{
60 u32 ih_rb_cntl = RREG32(mmIH_RB_CNTL);
61
62 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, RB_ENABLE, 1);
63 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 1);
64 WREG32(mmIH_RB_CNTL, ih_rb_cntl);
65 adev->irq.ih.enabled = true;
66}
67
68
69
70
71
72
73
74
75static void tonga_ih_disable_interrupts(struct amdgpu_device *adev)
76{
77 u32 ih_rb_cntl = RREG32(mmIH_RB_CNTL);
78
79 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, RB_ENABLE, 0);
80 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 0);
81 WREG32(mmIH_RB_CNTL, ih_rb_cntl);
82
83 WREG32(mmIH_RB_RPTR, 0);
84 WREG32(mmIH_RB_WPTR, 0);
85 adev->irq.ih.enabled = false;
86 adev->irq.ih.rptr = 0;
87}
88
89
90
91
92
93
94
95
96
97
98
99
100static int tonga_ih_irq_init(struct amdgpu_device *adev)
101{
102 int ret = 0;
103 int rb_bufsz;
104 u32 interrupt_cntl, ih_rb_cntl, ih_doorbell_rtpr;
105 u64 wptr_off;
106
107
108 tonga_ih_disable_interrupts(adev);
109
110
111 WREG32(mmINTERRUPT_CNTL2, adev->dummy_page.addr >> 8);
112 interrupt_cntl = RREG32(mmINTERRUPT_CNTL);
113
114
115
116 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_DUMMY_RD_OVERRIDE, 0);
117
118 interrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL, IH_REQ_NONSNOOP_EN, 0);
119 WREG32(mmINTERRUPT_CNTL, interrupt_cntl);
120
121
122 if (adev->irq.ih.use_bus_addr)
123 WREG32(mmIH_RB_BASE, adev->irq.ih.rb_dma_addr >> 8);
124 else
125 WREG32(mmIH_RB_BASE, adev->irq.ih.gpu_addr >> 8);
126
127 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
128 ih_rb_cntl = REG_SET_FIELD(0, IH_RB_CNTL, WPTR_OVERFLOW_CLEAR, 1);
129 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, RB_SIZE, rb_bufsz);
130
131 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, WPTR_WRITEBACK_ENABLE, 1);
132 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, MC_VMID, 0);
133
134 if (adev->irq.msi_enabled)
135 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, RPTR_REARM, 1);
136
137 WREG32(mmIH_RB_CNTL, ih_rb_cntl);
138
139
140 if (adev->irq.ih.use_bus_addr)
141 wptr_off = adev->irq.ih.rb_dma_addr + (adev->irq.ih.wptr_offs * 4);
142 else
143 wptr_off = adev->wb.gpu_addr + (adev->irq.ih.wptr_offs * 4);
144 WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(wptr_off));
145 WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(wptr_off) & 0xFF);
146
147
148 WREG32(mmIH_RB_RPTR, 0);
149 WREG32(mmIH_RB_WPTR, 0);
150
151 ih_doorbell_rtpr = RREG32(mmIH_DOORBELL_RPTR);
152 if (adev->irq.ih.use_doorbell) {
153 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr, IH_DOORBELL_RPTR,
154 OFFSET, adev->irq.ih.doorbell_index);
155 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr, IH_DOORBELL_RPTR,
156 ENABLE, 1);
157 } else {
158 ih_doorbell_rtpr = REG_SET_FIELD(ih_doorbell_rtpr, IH_DOORBELL_RPTR,
159 ENABLE, 0);
160 }
161 WREG32(mmIH_DOORBELL_RPTR, ih_doorbell_rtpr);
162
163 pci_set_master(adev->pdev);
164
165
166 tonga_ih_enable_interrupts(adev);
167
168 return ret;
169}
170
171
172
173
174
175
176
177
178static void tonga_ih_irq_disable(struct amdgpu_device *adev)
179{
180 tonga_ih_disable_interrupts(adev);
181
182
183 mdelay(1);
184}
185
186
187
188
189
190
191
192
193
194
195
196
197static u32 tonga_ih_get_wptr(struct amdgpu_device *adev)
198{
199 u32 wptr, tmp;
200
201 if (adev->irq.ih.use_bus_addr)
202 wptr = le32_to_cpu(adev->irq.ih.ring[adev->irq.ih.wptr_offs]);
203 else
204 wptr = le32_to_cpu(adev->wb.wb[adev->irq.ih.wptr_offs]);
205
206 if (REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) {
207 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0);
208
209
210
211
212 dev_warn(adev->dev, "IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n",
213 wptr, adev->irq.ih.rptr, (wptr + 16) & adev->irq.ih.ptr_mask);
214 adev->irq.ih.rptr = (wptr + 16) & adev->irq.ih.ptr_mask;
215 tmp = RREG32(mmIH_RB_CNTL);
216 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, WPTR_OVERFLOW_CLEAR, 1);
217 WREG32(mmIH_RB_CNTL, tmp);
218 }
219 return (wptr & adev->irq.ih.ptr_mask);
220}
221
222
223
224
225
226
227
228
229
230static void tonga_ih_decode_iv(struct amdgpu_device *adev,
231 struct amdgpu_iv_entry *entry)
232{
233
234 u32 ring_index = adev->irq.ih.rptr >> 2;
235 uint32_t dw[4];
236
237 dw[0] = le32_to_cpu(adev->irq.ih.ring[ring_index + 0]);
238 dw[1] = le32_to_cpu(adev->irq.ih.ring[ring_index + 1]);
239 dw[2] = le32_to_cpu(adev->irq.ih.ring[ring_index + 2]);
240 dw[3] = le32_to_cpu(adev->irq.ih.ring[ring_index + 3]);
241
242 entry->src_id = dw[0] & 0xff;
243 entry->src_data = dw[1] & 0xfffffff;
244 entry->ring_id = dw[2] & 0xff;
245 entry->vm_id = (dw[2] >> 8) & 0xff;
246 entry->pas_id = (dw[2] >> 16) & 0xffff;
247
248
249 adev->irq.ih.rptr += 16;
250}
251
252
253
254
255
256
257
258
259static void tonga_ih_set_rptr(struct amdgpu_device *adev)
260{
261 if (adev->irq.ih.use_doorbell) {
262
263 if (adev->irq.ih.use_bus_addr)
264 adev->irq.ih.ring[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr;
265 else
266 adev->wb.wb[adev->irq.ih.rptr_offs] = adev->irq.ih.rptr;
267 WDOORBELL32(adev->irq.ih.doorbell_index, adev->irq.ih.rptr);
268 } else {
269 WREG32(mmIH_RB_RPTR, adev->irq.ih.rptr);
270 }
271}
272
273static int tonga_ih_early_init(void *handle)
274{
275 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
276
277 tonga_ih_set_interrupt_funcs(adev);
278 return 0;
279}
280
281static int tonga_ih_sw_init(void *handle)
282{
283 int r;
284 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
285
286 r = amdgpu_ih_ring_init(adev, 4 * 1024, true);
287 if (r)
288 return r;
289
290 adev->irq.ih.use_doorbell = true;
291 adev->irq.ih.doorbell_index = AMDGPU_DOORBELL_IH;
292
293 r = amdgpu_irq_init(adev);
294
295 return r;
296}
297
298static int tonga_ih_sw_fini(void *handle)
299{
300 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
301
302 amdgpu_irq_fini(adev);
303 amdgpu_ih_ring_fini(adev);
304
305 return 0;
306}
307
308static int tonga_ih_hw_init(void *handle)
309{
310 int r;
311 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
312
313 r = tonga_ih_irq_init(adev);
314 if (r)
315 return r;
316
317 return 0;
318}
319
320static int tonga_ih_hw_fini(void *handle)
321{
322 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
323
324 tonga_ih_irq_disable(adev);
325
326 return 0;
327}
328
329static int tonga_ih_suspend(void *handle)
330{
331 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
332
333 return tonga_ih_hw_fini(adev);
334}
335
336static int tonga_ih_resume(void *handle)
337{
338 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
339
340 return tonga_ih_hw_init(adev);
341}
342
343static bool tonga_ih_is_idle(void *handle)
344{
345 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
346 u32 tmp = RREG32(mmSRBM_STATUS);
347
348 if (REG_GET_FIELD(tmp, SRBM_STATUS, IH_BUSY))
349 return false;
350
351 return true;
352}
353
354static int tonga_ih_wait_for_idle(void *handle)
355{
356 unsigned i;
357 u32 tmp;
358 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
359
360 for (i = 0; i < adev->usec_timeout; i++) {
361
362 tmp = RREG32(mmSRBM_STATUS);
363 if (!REG_GET_FIELD(tmp, SRBM_STATUS, IH_BUSY))
364 return 0;
365 udelay(1);
366 }
367 return -ETIMEDOUT;
368}
369
370static void tonga_ih_print_status(void *handle)
371{
372 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
373
374 dev_info(adev->dev, "TONGA IH registers\n");
375 dev_info(adev->dev, " SRBM_STATUS=0x%08X\n",
376 RREG32(mmSRBM_STATUS));
377 dev_info(adev->dev, " SRBM_STATUS2=0x%08X\n",
378 RREG32(mmSRBM_STATUS2));
379 dev_info(adev->dev, " INTERRUPT_CNTL=0x%08X\n",
380 RREG32(mmINTERRUPT_CNTL));
381 dev_info(adev->dev, " INTERRUPT_CNTL2=0x%08X\n",
382 RREG32(mmINTERRUPT_CNTL2));
383 dev_info(adev->dev, " IH_CNTL=0x%08X\n",
384 RREG32(mmIH_CNTL));
385 dev_info(adev->dev, " IH_RB_CNTL=0x%08X\n",
386 RREG32(mmIH_RB_CNTL));
387 dev_info(adev->dev, " IH_RB_BASE=0x%08X\n",
388 RREG32(mmIH_RB_BASE));
389 dev_info(adev->dev, " IH_RB_WPTR_ADDR_LO=0x%08X\n",
390 RREG32(mmIH_RB_WPTR_ADDR_LO));
391 dev_info(adev->dev, " IH_RB_WPTR_ADDR_HI=0x%08X\n",
392 RREG32(mmIH_RB_WPTR_ADDR_HI));
393 dev_info(adev->dev, " IH_RB_RPTR=0x%08X\n",
394 RREG32(mmIH_RB_RPTR));
395 dev_info(adev->dev, " IH_RB_WPTR=0x%08X\n",
396 RREG32(mmIH_RB_WPTR));
397}
398
399static int tonga_ih_soft_reset(void *handle)
400{
401 u32 srbm_soft_reset = 0;
402 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
403 u32 tmp = RREG32(mmSRBM_STATUS);
404
405 if (tmp & SRBM_STATUS__IH_BUSY_MASK)
406 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset, SRBM_SOFT_RESET,
407 SOFT_RESET_IH, 1);
408
409 if (srbm_soft_reset) {
410 tonga_ih_print_status(adev);
411
412 tmp = RREG32(mmSRBM_SOFT_RESET);
413 tmp |= srbm_soft_reset;
414 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
415 WREG32(mmSRBM_SOFT_RESET, tmp);
416 tmp = RREG32(mmSRBM_SOFT_RESET);
417
418 udelay(50);
419
420 tmp &= ~srbm_soft_reset;
421 WREG32(mmSRBM_SOFT_RESET, tmp);
422 tmp = RREG32(mmSRBM_SOFT_RESET);
423
424
425 udelay(50);
426
427 tonga_ih_print_status(adev);
428 }
429
430 return 0;
431}
432
433static int tonga_ih_set_clockgating_state(void *handle,
434 enum amd_clockgating_state state)
435{
436 return 0;
437}
438
439static int tonga_ih_set_powergating_state(void *handle,
440 enum amd_powergating_state state)
441{
442 return 0;
443}
444
445const struct amd_ip_funcs tonga_ih_ip_funcs = {
446 .early_init = tonga_ih_early_init,
447 .late_init = NULL,
448 .sw_init = tonga_ih_sw_init,
449 .sw_fini = tonga_ih_sw_fini,
450 .hw_init = tonga_ih_hw_init,
451 .hw_fini = tonga_ih_hw_fini,
452 .suspend = tonga_ih_suspend,
453 .resume = tonga_ih_resume,
454 .is_idle = tonga_ih_is_idle,
455 .wait_for_idle = tonga_ih_wait_for_idle,
456 .soft_reset = tonga_ih_soft_reset,
457 .print_status = tonga_ih_print_status,
458 .set_clockgating_state = tonga_ih_set_clockgating_state,
459 .set_powergating_state = tonga_ih_set_powergating_state,
460};
461
462static const struct amdgpu_ih_funcs tonga_ih_funcs = {
463 .get_wptr = tonga_ih_get_wptr,
464 .decode_iv = tonga_ih_decode_iv,
465 .set_rptr = tonga_ih_set_rptr
466};
467
468static void tonga_ih_set_interrupt_funcs(struct amdgpu_device *adev)
469{
470 if (adev->irq.ih_funcs == NULL)
471 adev->irq.ih_funcs = &tonga_ih_funcs;
472}
473
474