1
2
3
4
5
6
7#include "flexcop.h"
8
9int flexcop_dma_allocate(struct pci_dev *pdev,
10 struct flexcop_dma *dma, u32 size)
11{
12 u8 *tcpu;
13 dma_addr_t tdma = 0;
14
15 if (size % 2) {
16 err("dma buffersize has to be even.");
17 return -EINVAL;
18 }
19
20 if ((tcpu = pci_alloc_consistent(pdev, size, &tdma)) != NULL) {
21 dma->pdev = pdev;
22 dma->cpu_addr0 = tcpu;
23 dma->dma_addr0 = tdma;
24 dma->cpu_addr1 = tcpu + size/2;
25 dma->dma_addr1 = tdma + size/2;
26 dma->size = size/2;
27 return 0;
28 }
29 return -ENOMEM;
30}
31EXPORT_SYMBOL(flexcop_dma_allocate);
32
33void flexcop_dma_free(struct flexcop_dma *dma)
34{
35 pci_free_consistent(dma->pdev, dma->size*2,
36 dma->cpu_addr0, dma->dma_addr0);
37 memset(dma,0,sizeof(struct flexcop_dma));
38}
39EXPORT_SYMBOL(flexcop_dma_free);
40
41int flexcop_dma_config(struct flexcop_device *fc,
42 struct flexcop_dma *dma,
43 flexcop_dma_index_t dma_idx)
44{
45 flexcop_ibi_value v0x0,v0x4,v0xc;
46 v0x0.raw = v0x4.raw = v0xc.raw = 0;
47
48 v0x0.dma_0x0.dma_address0 = dma->dma_addr0 >> 2;
49 v0xc.dma_0xc.dma_address1 = dma->dma_addr1 >> 2;
50 v0x4.dma_0x4_write.dma_addr_size = dma->size / 4;
51
52 if ((dma_idx & FC_DMA_1) == dma_idx) {
53 fc->write_ibi_reg(fc,dma1_000,v0x0);
54 fc->write_ibi_reg(fc,dma1_004,v0x4);
55 fc->write_ibi_reg(fc,dma1_00c,v0xc);
56 } else if ((dma_idx & FC_DMA_2) == dma_idx) {
57 fc->write_ibi_reg(fc,dma2_010,v0x0);
58 fc->write_ibi_reg(fc,dma2_014,v0x4);
59 fc->write_ibi_reg(fc,dma2_01c,v0xc);
60 } else {
61 err("either DMA1 or DMA2 can be configured within one flexcop_dma_config call.");
62 return -EINVAL;
63 }
64
65 return 0;
66}
67EXPORT_SYMBOL(flexcop_dma_config);
68
69
70int flexcop_dma_xfer_control(struct flexcop_device *fc,
71 flexcop_dma_index_t dma_idx,
72 flexcop_dma_addr_index_t index,
73 int onoff)
74{
75 flexcop_ibi_value v0x0,v0xc;
76 flexcop_ibi_register r0x0,r0xc;
77
78 if ((dma_idx & FC_DMA_1) == dma_idx) {
79 r0x0 = dma1_000;
80 r0xc = dma1_00c;
81 } else if ((dma_idx & FC_DMA_2) == dma_idx) {
82 r0x0 = dma2_010;
83 r0xc = dma2_01c;
84 } else {
85 err("either transfer DMA1 or DMA2 can be started within one flexcop_dma_xfer_control call.");
86 return -EINVAL;
87 }
88
89 v0x0 = fc->read_ibi_reg(fc,r0x0);
90 v0xc = fc->read_ibi_reg(fc,r0xc);
91
92 deb_rdump("reg: %03x: %x\n",r0x0,v0x0.raw);
93 deb_rdump("reg: %03x: %x\n",r0xc,v0xc.raw);
94
95 if (index & FC_DMA_SUBADDR_0)
96 v0x0.dma_0x0.dma_0start = onoff;
97
98 if (index & FC_DMA_SUBADDR_1)
99 v0xc.dma_0xc.dma_1start = onoff;
100
101 fc->write_ibi_reg(fc,r0x0,v0x0);
102 fc->write_ibi_reg(fc,r0xc,v0xc);
103
104 deb_rdump("reg: %03x: %x\n",r0x0,v0x0.raw);
105 deb_rdump("reg: %03x: %x\n",r0xc,v0xc.raw);
106 return 0;
107}
108EXPORT_SYMBOL(flexcop_dma_xfer_control);
109
110static int flexcop_dma_remap(struct flexcop_device *fc,
111 flexcop_dma_index_t dma_idx,
112 int onoff)
113{
114 flexcop_ibi_register r = (dma_idx & FC_DMA_1) ? dma1_00c : dma2_01c;
115 flexcop_ibi_value v = fc->read_ibi_reg(fc,r);
116 deb_info("%s\n",__func__);
117 v.dma_0xc.remap_enable = onoff;
118 fc->write_ibi_reg(fc,r,v);
119 return 0;
120}
121
122int flexcop_dma_control_size_irq(struct flexcop_device *fc,
123 flexcop_dma_index_t no,
124 int onoff)
125{
126 flexcop_ibi_value v = fc->read_ibi_reg(fc,ctrl_208);
127
128 if (no & FC_DMA_1)
129 v.ctrl_208.DMA1_IRQ_Enable_sig = onoff;
130
131 if (no & FC_DMA_2)
132 v.ctrl_208.DMA2_IRQ_Enable_sig = onoff;
133
134 fc->write_ibi_reg(fc,ctrl_208,v);
135 return 0;
136}
137EXPORT_SYMBOL(flexcop_dma_control_size_irq);
138
139int flexcop_dma_control_timer_irq(struct flexcop_device *fc,
140 flexcop_dma_index_t no,
141 int onoff)
142{
143 flexcop_ibi_value v = fc->read_ibi_reg(fc,ctrl_208);
144
145 if (no & FC_DMA_1)
146 v.ctrl_208.DMA1_Timer_Enable_sig = onoff;
147
148 if (no & FC_DMA_2)
149 v.ctrl_208.DMA2_Timer_Enable_sig = onoff;
150
151 fc->write_ibi_reg(fc,ctrl_208,v);
152 return 0;
153}
154EXPORT_SYMBOL(flexcop_dma_control_timer_irq);
155
156
157int flexcop_dma_config_timer(struct flexcop_device *fc,
158 flexcop_dma_index_t dma_idx, u8 cycles)
159{
160 flexcop_ibi_register r = (dma_idx & FC_DMA_1) ? dma1_004 : dma2_014;
161 flexcop_ibi_value v = fc->read_ibi_reg(fc,r);
162
163 flexcop_dma_remap(fc,dma_idx,0);
164
165 deb_info("%s\n",__func__);
166 v.dma_0x4_write.dmatimer = cycles;
167 fc->write_ibi_reg(fc,r,v);
168 return 0;
169}
170EXPORT_SYMBOL(flexcop_dma_config_timer);
171
172