1
2
3
4
5
6
7
8
9#include <linux/acpi.h>
10#include <linux/dmi.h>
11#include <linux/io.h>
12#include <linux/kernel.h>
13#include <linux/module.h>
14#include <linux/pci.h>
15#include <linux/property.h>
16#include <linux/serial_core.h>
17#include <linux/serial_reg.h>
18#include <linux/slab.h>
19#include <linux/string.h>
20#include <linux/tty.h>
21#include <linux/8250_pci.h>
22
23#include <asm/byteorder.h>
24
25#include "8250.h"
26
27#define PCI_DEVICE_ID_COMMTECH_4224PCI335 0x0002
28#define PCI_DEVICE_ID_COMMTECH_4222PCI335 0x0004
29#define PCI_DEVICE_ID_COMMTECH_2324PCI335 0x000a
30#define PCI_DEVICE_ID_COMMTECH_2328PCI335 0x000b
31#define PCI_DEVICE_ID_COMMTECH_4224PCIE 0x0020
32#define PCI_DEVICE_ID_COMMTECH_4228PCIE 0x0021
33#define PCI_DEVICE_ID_COMMTECH_4222PCIE 0x0022
34#define PCI_DEVICE_ID_EXAR_XR17V4358 0x4358
35#define PCI_DEVICE_ID_EXAR_XR17V8358 0x8358
36
37#define UART_EXAR_INT0 0x80
38#define UART_EXAR_8XMODE 0x88
39
40#define UART_EXAR_FCTR 0x08
41#define UART_FCTR_EXAR_IRDA 0x10
42#define UART_FCTR_EXAR_485 0x20
43#define UART_FCTR_EXAR_TRGA 0x00
44#define UART_FCTR_EXAR_TRGB 0x60
45#define UART_FCTR_EXAR_TRGC 0x80
46#define UART_FCTR_EXAR_TRGD 0xc0
47
48#define UART_EXAR_TXTRG 0x0a
49#define UART_EXAR_RXTRG 0x0b
50
51#define UART_EXAR_MPIOINT_7_0 0x8f
52#define UART_EXAR_MPIOLVL_7_0 0x90
53#define UART_EXAR_MPIO3T_7_0 0x91
54#define UART_EXAR_MPIOINV_7_0 0x92
55#define UART_EXAR_MPIOSEL_7_0 0x93
56#define UART_EXAR_MPIOOD_7_0 0x94
57#define UART_EXAR_MPIOINT_15_8 0x95
58#define UART_EXAR_MPIOLVL_15_8 0x96
59#define UART_EXAR_MPIO3T_15_8 0x97
60#define UART_EXAR_MPIOINV_15_8 0x98
61#define UART_EXAR_MPIOSEL_15_8 0x99
62#define UART_EXAR_MPIOOD_15_8 0x9a
63
64#define UART_EXAR_RS485_DLY(x) ((x) << 4)
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86#define IOT2040_UART_MODE_RS232 0x01
87#define IOT2040_UART_MODE_RS485 0x02
88#define IOT2040_UART_MODE_RS422 0x03
89#define IOT2040_UART_TERMINATE_BUS 0x04
90
91#define IOT2040_UART1_MASK 0x0f
92#define IOT2040_UART2_SHIFT 4
93
94#define IOT2040_UARTS_DEFAULT_MODE 0x11
95#define IOT2040_UARTS_GPIO_LO_MODE 0x88
96
97
98#define IOT2040_UARTS_ENABLE 0x03
99#define IOT2040_UARTS_GPIO_HI_MODE 0xF8
100
101struct exar8250;
102
103struct exar8250_platform {
104 int (*rs485_config)(struct uart_port *, struct serial_rs485 *);
105 int (*register_gpio)(struct pci_dev *, struct uart_8250_port *);
106};
107
108
109
110
111
112
113
114
115struct exar8250_board {
116 unsigned int num_ports;
117 unsigned int reg_shift;
118 int (*setup)(struct exar8250 *, struct pci_dev *,
119 struct uart_8250_port *, int);
120 void (*exit)(struct pci_dev *pcidev);
121};
122
123struct exar8250 {
124 unsigned int nr;
125 struct exar8250_board *board;
126 void __iomem *virt;
127 int line[0];
128};
129
130static int default_setup(struct exar8250 *priv, struct pci_dev *pcidev,
131 int idx, unsigned int offset,
132 struct uart_8250_port *port)
133{
134 const struct exar8250_board *board = priv->board;
135 unsigned int bar = 0;
136
137 port->port.iotype = UPIO_MEM;
138 port->port.mapbase = pci_resource_start(pcidev, bar) + offset;
139 port->port.membase = priv->virt + offset;
140 port->port.regshift = board->reg_shift;
141
142 return 0;
143}
144
145static int
146pci_fastcom335_setup(struct exar8250 *priv, struct pci_dev *pcidev,
147 struct uart_8250_port *port, int idx)
148{
149 unsigned int offset = idx * 0x200;
150 unsigned int baud = 1843200;
151 u8 __iomem *p;
152 int err;
153
154 port->port.uartclk = baud * 16;
155
156 err = default_setup(priv, pcidev, idx, offset, port);
157 if (err)
158 return err;
159
160 p = port->port.membase;
161
162 writeb(0x00, p + UART_EXAR_8XMODE);
163 writeb(UART_FCTR_EXAR_TRGD, p + UART_EXAR_FCTR);
164 writeb(32, p + UART_EXAR_TXTRG);
165 writeb(32, p + UART_EXAR_RXTRG);
166
167
168
169
170 if (idx == 0) {
171 switch (pcidev->device) {
172 case PCI_DEVICE_ID_COMMTECH_4222PCI335:
173 case PCI_DEVICE_ID_COMMTECH_4224PCI335:
174 writeb(0x78, p + UART_EXAR_MPIOLVL_7_0);
175 writeb(0x00, p + UART_EXAR_MPIOINV_7_0);
176 writeb(0x00, p + UART_EXAR_MPIOSEL_7_0);
177 break;
178 case PCI_DEVICE_ID_COMMTECH_2324PCI335:
179 case PCI_DEVICE_ID_COMMTECH_2328PCI335:
180 writeb(0x00, p + UART_EXAR_MPIOLVL_7_0);
181 writeb(0xc0, p + UART_EXAR_MPIOINV_7_0);
182 writeb(0xc0, p + UART_EXAR_MPIOSEL_7_0);
183 break;
184 }
185 writeb(0x00, p + UART_EXAR_MPIOINT_7_0);
186 writeb(0x00, p + UART_EXAR_MPIO3T_7_0);
187 writeb(0x00, p + UART_EXAR_MPIOOD_7_0);
188 }
189
190 return 0;
191}
192
193static int
194pci_connect_tech_setup(struct exar8250 *priv, struct pci_dev *pcidev,
195 struct uart_8250_port *port, int idx)
196{
197 unsigned int offset = idx * 0x200;
198 unsigned int baud = 1843200;
199
200 port->port.uartclk = baud * 16;
201 return default_setup(priv, pcidev, idx, offset, port);
202}
203
204static int
205pci_xr17c154_setup(struct exar8250 *priv, struct pci_dev *pcidev,
206 struct uart_8250_port *port, int idx)
207{
208 unsigned int offset = idx * 0x200;
209 unsigned int baud = 921600;
210
211 port->port.uartclk = baud * 16;
212 return default_setup(priv, pcidev, idx, offset, port);
213}
214
215static void setup_gpio(struct pci_dev *pcidev, u8 __iomem *p)
216{
217
218
219
220
221
222 u8 dir = pcidev->vendor == PCI_VENDOR_ID_EXAR ? 0xff : 0x00;
223
224 writeb(0x00, p + UART_EXAR_MPIOINT_7_0);
225 writeb(0x00, p + UART_EXAR_MPIOLVL_7_0);
226 writeb(0x00, p + UART_EXAR_MPIO3T_7_0);
227 writeb(0x00, p + UART_EXAR_MPIOINV_7_0);
228 writeb(dir, p + UART_EXAR_MPIOSEL_7_0);
229 writeb(0x00, p + UART_EXAR_MPIOOD_7_0);
230 writeb(0x00, p + UART_EXAR_MPIOINT_15_8);
231 writeb(0x00, p + UART_EXAR_MPIOLVL_15_8);
232 writeb(0x00, p + UART_EXAR_MPIO3T_15_8);
233 writeb(0x00, p + UART_EXAR_MPIOINV_15_8);
234 writeb(dir, p + UART_EXAR_MPIOSEL_15_8);
235 writeb(0x00, p + UART_EXAR_MPIOOD_15_8);
236}
237
238static void *
239__xr17v35x_register_gpio(struct pci_dev *pcidev,
240 const struct property_entry *properties)
241{
242 struct platform_device *pdev;
243
244 pdev = platform_device_alloc("gpio_exar", PLATFORM_DEVID_AUTO);
245 if (!pdev)
246 return NULL;
247
248 pdev->dev.parent = &pcidev->dev;
249 ACPI_COMPANION_SET(&pdev->dev, ACPI_COMPANION(&pcidev->dev));
250
251 if (platform_device_add_properties(pdev, properties) < 0 ||
252 platform_device_add(pdev) < 0) {
253 platform_device_put(pdev);
254 return NULL;
255 }
256
257 return pdev;
258}
259
260static const struct property_entry exar_gpio_properties[] = {
261 PROPERTY_ENTRY_U32("exar,first-pin", 0),
262 PROPERTY_ENTRY_U32("ngpios", 16),
263 { }
264};
265
266static int xr17v35x_register_gpio(struct pci_dev *pcidev,
267 struct uart_8250_port *port)
268{
269 if (pcidev->vendor == PCI_VENDOR_ID_EXAR)
270 port->port.private_data =
271 __xr17v35x_register_gpio(pcidev, exar_gpio_properties);
272
273 return 0;
274}
275
276static int generic_rs485_config(struct uart_port *port,
277 struct serial_rs485 *rs485)
278{
279 bool is_rs485 = !!(rs485->flags & SER_RS485_ENABLED);
280 u8 __iomem *p = port->membase;
281 u8 value;
282
283 value = readb(p + UART_EXAR_FCTR);
284 if (is_rs485)
285 value |= UART_FCTR_EXAR_485;
286 else
287 value &= ~UART_FCTR_EXAR_485;
288
289 writeb(value, p + UART_EXAR_FCTR);
290
291 if (is_rs485)
292 writeb(UART_EXAR_RS485_DLY(4), p + UART_MSR);
293
294 port->rs485 = *rs485;
295
296 return 0;
297}
298
299static const struct exar8250_platform exar8250_default_platform = {
300 .register_gpio = xr17v35x_register_gpio,
301 .rs485_config = generic_rs485_config,
302};
303
304static int iot2040_rs485_config(struct uart_port *port,
305 struct serial_rs485 *rs485)
306{
307 bool is_rs485 = !!(rs485->flags & SER_RS485_ENABLED);
308 u8 __iomem *p = port->membase;
309 u8 mask = IOT2040_UART1_MASK;
310 u8 mode, value;
311
312 if (is_rs485) {
313 if (rs485->flags & SER_RS485_RX_DURING_TX)
314 mode = IOT2040_UART_MODE_RS422;
315 else
316 mode = IOT2040_UART_MODE_RS485;
317
318 if (rs485->flags & SER_RS485_TERMINATE_BUS)
319 mode |= IOT2040_UART_TERMINATE_BUS;
320 } else {
321 mode = IOT2040_UART_MODE_RS232;
322 }
323
324 if (port->line == 3) {
325 mask <<= IOT2040_UART2_SHIFT;
326 mode <<= IOT2040_UART2_SHIFT;
327 }
328
329 value = readb(p + UART_EXAR_MPIOLVL_7_0);
330 value &= ~mask;
331 value |= mode;
332 writeb(value, p + UART_EXAR_MPIOLVL_7_0);
333
334 return generic_rs485_config(port, rs485);
335}
336
337static const struct property_entry iot2040_gpio_properties[] = {
338 PROPERTY_ENTRY_U32("exar,first-pin", 10),
339 PROPERTY_ENTRY_U32("ngpios", 1),
340 { }
341};
342
343static int iot2040_register_gpio(struct pci_dev *pcidev,
344 struct uart_8250_port *port)
345{
346 u8 __iomem *p = port->port.membase;
347
348 writeb(IOT2040_UARTS_DEFAULT_MODE, p + UART_EXAR_MPIOLVL_7_0);
349 writeb(IOT2040_UARTS_GPIO_LO_MODE, p + UART_EXAR_MPIOSEL_7_0);
350 writeb(IOT2040_UARTS_ENABLE, p + UART_EXAR_MPIOLVL_15_8);
351 writeb(IOT2040_UARTS_GPIO_HI_MODE, p + UART_EXAR_MPIOSEL_15_8);
352
353 port->port.private_data =
354 __xr17v35x_register_gpio(pcidev, iot2040_gpio_properties);
355
356 return 0;
357}
358
359static const struct exar8250_platform iot2040_platform = {
360 .rs485_config = iot2040_rs485_config,
361 .register_gpio = iot2040_register_gpio,
362};
363
364static const struct dmi_system_id exar_platforms[] = {
365 {
366 .matches = {
367 DMI_EXACT_MATCH(DMI_BOARD_NAME, "SIMATIC IOT2000"),
368 DMI_EXACT_MATCH(DMI_BOARD_ASSET_TAG,
369 "6ES7647-0AA00-1YA2"),
370 },
371 .driver_data = (void *)&iot2040_platform,
372 },
373 {}
374};
375
376static int
377pci_xr17v35x_setup(struct exar8250 *priv, struct pci_dev *pcidev,
378 struct uart_8250_port *port, int idx)
379{
380 const struct exar8250_platform *platform;
381 const struct dmi_system_id *dmi_match;
382 unsigned int offset = idx * 0x400;
383 unsigned int baud = 7812500;
384 u8 __iomem *p;
385 int ret;
386
387 dmi_match = dmi_first_match(exar_platforms);
388 if (dmi_match)
389 platform = dmi_match->driver_data;
390 else
391 platform = &exar8250_default_platform;
392
393 port->port.uartclk = baud * 16;
394 port->port.rs485_config = platform->rs485_config;
395
396
397
398
399
400 if (idx >= 8)
401 port->port.uartclk /= 2;
402
403 ret = default_setup(priv, pcidev, idx, offset, port);
404 if (ret)
405 return ret;
406
407 p = port->port.membase;
408
409 writeb(0x00, p + UART_EXAR_8XMODE);
410 writeb(UART_FCTR_EXAR_TRGD, p + UART_EXAR_FCTR);
411 writeb(128, p + UART_EXAR_TXTRG);
412 writeb(128, p + UART_EXAR_RXTRG);
413
414 if (idx == 0) {
415
416 setup_gpio(pcidev, p);
417
418 ret = platform->register_gpio(pcidev, port);
419 }
420
421 return ret;
422}
423
424static void pci_xr17v35x_exit(struct pci_dev *pcidev)
425{
426 struct exar8250 *priv = pci_get_drvdata(pcidev);
427 struct uart_8250_port *port = serial8250_get_port(priv->line[0]);
428 struct platform_device *pdev = port->port.private_data;
429
430 platform_device_unregister(pdev);
431 port->port.private_data = NULL;
432}
433
434
435
436
437
438
439
440
441
442
443static irqreturn_t exar_misc_handler(int irq, void *data)
444{
445 struct exar8250 *priv = data;
446
447
448 readb(priv->virt + UART_EXAR_INT0);
449
450
451 if (priv->board->num_ports > 8)
452 readb(priv->virt + 0x2000 + UART_EXAR_INT0);
453
454 return IRQ_HANDLED;
455}
456
457static int
458exar_pci_probe(struct pci_dev *pcidev, const struct pci_device_id *ent)
459{
460 unsigned int nr_ports, i, bar = 0, maxnr;
461 struct exar8250_board *board;
462 struct uart_8250_port uart;
463 struct exar8250 *priv;
464 int rc;
465
466 board = (struct exar8250_board *)ent->driver_data;
467 if (!board)
468 return -EINVAL;
469
470 rc = pcim_enable_device(pcidev);
471 if (rc)
472 return rc;
473
474 maxnr = pci_resource_len(pcidev, bar) >> (board->reg_shift + 3);
475
476 nr_ports = board->num_ports ? board->num_ports : pcidev->device & 0x0f;
477
478 priv = devm_kzalloc(&pcidev->dev, sizeof(*priv) +
479 sizeof(unsigned int) * nr_ports,
480 GFP_KERNEL);
481 if (!priv)
482 return -ENOMEM;
483
484 priv->board = board;
485 priv->virt = pcim_iomap(pcidev, bar, 0);
486 if (!priv->virt)
487 return -ENOMEM;
488
489 pci_set_master(pcidev);
490
491 rc = pci_alloc_irq_vectors(pcidev, 1, 1, PCI_IRQ_ALL_TYPES);
492 if (rc < 0)
493 return rc;
494
495 memset(&uart, 0, sizeof(uart));
496 uart.port.flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF | UPF_SHARE_IRQ
497 | UPF_EXAR_EFR;
498 uart.port.irq = pci_irq_vector(pcidev, 0);
499 uart.port.dev = &pcidev->dev;
500
501 rc = devm_request_irq(&pcidev->dev, uart.port.irq, exar_misc_handler,
502 IRQF_SHARED, "exar_uart", priv);
503 if (rc)
504 return rc;
505
506 for (i = 0; i < nr_ports && i < maxnr; i++) {
507 rc = board->setup(priv, pcidev, &uart, i);
508 if (rc) {
509 dev_err(&pcidev->dev, "Failed to setup port %u\n", i);
510 break;
511 }
512
513 dev_dbg(&pcidev->dev, "Setup PCI port: port %lx, irq %d, type %d\n",
514 uart.port.iobase, uart.port.irq, uart.port.iotype);
515
516 priv->line[i] = serial8250_register_8250_port(&uart);
517 if (priv->line[i] < 0) {
518 dev_err(&pcidev->dev,
519 "Couldn't register serial port %lx, irq %d, type %d, error %d\n",
520 uart.port.iobase, uart.port.irq,
521 uart.port.iotype, priv->line[i]);
522 break;
523 }
524 }
525 priv->nr = i;
526 pci_set_drvdata(pcidev, priv);
527 return 0;
528}
529
530static void exar_pci_remove(struct pci_dev *pcidev)
531{
532 struct exar8250 *priv = pci_get_drvdata(pcidev);
533 unsigned int i;
534
535 for (i = 0; i < priv->nr; i++)
536 serial8250_unregister_port(priv->line[i]);
537
538 if (priv->board->exit)
539 priv->board->exit(pcidev);
540}
541
542static int __maybe_unused exar_suspend(struct device *dev)
543{
544 struct pci_dev *pcidev = to_pci_dev(dev);
545 struct exar8250 *priv = pci_get_drvdata(pcidev);
546 unsigned int i;
547
548 for (i = 0; i < priv->nr; i++)
549 if (priv->line[i] >= 0)
550 serial8250_suspend_port(priv->line[i]);
551
552
553 if (priv->board->exit)
554 priv->board->exit(pcidev);
555
556 return 0;
557}
558
559static int __maybe_unused exar_resume(struct device *dev)
560{
561 struct pci_dev *pcidev = to_pci_dev(dev);
562 struct exar8250 *priv = pci_get_drvdata(pcidev);
563 unsigned int i;
564
565 for (i = 0; i < priv->nr; i++)
566 if (priv->line[i] >= 0)
567 serial8250_resume_port(priv->line[i]);
568
569 return 0;
570}
571
572static SIMPLE_DEV_PM_OPS(exar_pci_pm, exar_suspend, exar_resume);
573
574static const struct exar8250_board pbn_fastcom335_2 = {
575 .num_ports = 2,
576 .setup = pci_fastcom335_setup,
577};
578
579static const struct exar8250_board pbn_fastcom335_4 = {
580 .num_ports = 4,
581 .setup = pci_fastcom335_setup,
582};
583
584static const struct exar8250_board pbn_fastcom335_8 = {
585 .num_ports = 8,
586 .setup = pci_fastcom335_setup,
587};
588
589static const struct exar8250_board pbn_connect = {
590 .setup = pci_connect_tech_setup,
591};
592
593static const struct exar8250_board pbn_exar_ibm_saturn = {
594 .num_ports = 1,
595 .setup = pci_xr17c154_setup,
596};
597
598static const struct exar8250_board pbn_exar_XR17C15x = {
599 .setup = pci_xr17c154_setup,
600};
601
602static const struct exar8250_board pbn_exar_XR17V35x = {
603 .setup = pci_xr17v35x_setup,
604 .exit = pci_xr17v35x_exit,
605};
606
607static const struct exar8250_board pbn_exar_XR17V4358 = {
608 .num_ports = 12,
609 .setup = pci_xr17v35x_setup,
610 .exit = pci_xr17v35x_exit,
611};
612
613static const struct exar8250_board pbn_exar_XR17V8358 = {
614 .num_ports = 16,
615 .setup = pci_xr17v35x_setup,
616 .exit = pci_xr17v35x_exit,
617};
618
619#define CONNECT_DEVICE(devid, sdevid, bd) { \
620 PCI_DEVICE_SUB( \
621 PCI_VENDOR_ID_EXAR, \
622 PCI_DEVICE_ID_EXAR_##devid, \
623 PCI_SUBVENDOR_ID_CONNECT_TECH, \
624 PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_##sdevid), 0, 0, \
625 (kernel_ulong_t)&bd \
626 }
627
628#define EXAR_DEVICE(vend, devid, bd) { \
629 PCI_VDEVICE(vend, PCI_DEVICE_ID_##devid), (kernel_ulong_t)&bd \
630 }
631
632#define IBM_DEVICE(devid, sdevid, bd) { \
633 PCI_DEVICE_SUB( \
634 PCI_VENDOR_ID_EXAR, \
635 PCI_DEVICE_ID_EXAR_##devid, \
636 PCI_VENDOR_ID_IBM, \
637 PCI_SUBDEVICE_ID_IBM_##sdevid), 0, 0, \
638 (kernel_ulong_t)&bd \
639 }
640
641static const struct pci_device_id exar_pci_tbl[] = {
642 CONNECT_DEVICE(XR17C152, UART_2_232, pbn_connect),
643 CONNECT_DEVICE(XR17C154, UART_4_232, pbn_connect),
644 CONNECT_DEVICE(XR17C158, UART_8_232, pbn_connect),
645 CONNECT_DEVICE(XR17C152, UART_1_1, pbn_connect),
646 CONNECT_DEVICE(XR17C154, UART_2_2, pbn_connect),
647 CONNECT_DEVICE(XR17C158, UART_4_4, pbn_connect),
648 CONNECT_DEVICE(XR17C152, UART_2, pbn_connect),
649 CONNECT_DEVICE(XR17C154, UART_4, pbn_connect),
650 CONNECT_DEVICE(XR17C158, UART_8, pbn_connect),
651 CONNECT_DEVICE(XR17C152, UART_2_485, pbn_connect),
652 CONNECT_DEVICE(XR17C154, UART_4_485, pbn_connect),
653 CONNECT_DEVICE(XR17C158, UART_8_485, pbn_connect),
654
655 IBM_DEVICE(XR17C152, SATURN_SERIAL_ONE_PORT, pbn_exar_ibm_saturn),
656
657
658 EXAR_DEVICE(EXAR, EXAR_XR17C152, pbn_exar_XR17C15x),
659 EXAR_DEVICE(EXAR, EXAR_XR17C154, pbn_exar_XR17C15x),
660 EXAR_DEVICE(EXAR, EXAR_XR17C158, pbn_exar_XR17C15x),
661
662
663 EXAR_DEVICE(EXAR, EXAR_XR17V352, pbn_exar_XR17V35x),
664 EXAR_DEVICE(EXAR, EXAR_XR17V354, pbn_exar_XR17V35x),
665 EXAR_DEVICE(EXAR, EXAR_XR17V358, pbn_exar_XR17V35x),
666 EXAR_DEVICE(EXAR, EXAR_XR17V4358, pbn_exar_XR17V4358),
667 EXAR_DEVICE(EXAR, EXAR_XR17V8358, pbn_exar_XR17V8358),
668 EXAR_DEVICE(COMMTECH, COMMTECH_4222PCIE, pbn_exar_XR17V35x),
669 EXAR_DEVICE(COMMTECH, COMMTECH_4224PCIE, pbn_exar_XR17V35x),
670 EXAR_DEVICE(COMMTECH, COMMTECH_4228PCIE, pbn_exar_XR17V35x),
671
672 EXAR_DEVICE(COMMTECH, COMMTECH_4222PCI335, pbn_fastcom335_2),
673 EXAR_DEVICE(COMMTECH, COMMTECH_4224PCI335, pbn_fastcom335_4),
674 EXAR_DEVICE(COMMTECH, COMMTECH_2324PCI335, pbn_fastcom335_4),
675 EXAR_DEVICE(COMMTECH, COMMTECH_2328PCI335, pbn_fastcom335_8),
676 { 0, }
677};
678MODULE_DEVICE_TABLE(pci, exar_pci_tbl);
679
680static struct pci_driver exar_pci_driver = {
681 .name = "exar_serial",
682 .probe = exar_pci_probe,
683 .remove = exar_pci_remove,
684 .driver = {
685 .pm = &exar_pci_pm,
686 },
687 .id_table = exar_pci_tbl,
688};
689module_pci_driver(exar_pci_driver);
690
691MODULE_LICENSE("GPL");
692MODULE_DESCRIPTION("Exar Serial Driver");
693MODULE_AUTHOR("Sudip Mukherjee <sudip.mukherjee@codethink.co.uk>");
694
