1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30#include "../wifi.h"
31#include "../efuse.h"
32#include "../base.h"
33#include "../regd.h"
34#include "../cam.h"
35#include "../ps.h"
36#include "../pci.h"
37#include "reg.h"
38#include "def.h"
39#include "phy.h"
40#include "../rtl8192c/dm_common.h"
41#include "../rtl8192c/fw_common.h"
42#include "../rtl8192c/phy_common.h"
43#include "dm.h"
44#include "led.h"
45#include "hw.h"
46
47#define LLT_CONFIG 5
48
49static void _rtl92ce_set_bcn_ctrl_reg(struct ieee80211_hw *hw,
50 u8 set_bits, u8 clear_bits)
51{
52 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
53 struct rtl_priv *rtlpriv = rtl_priv(hw);
54
55 rtlpci->reg_bcn_ctrl_val |= set_bits;
56 rtlpci->reg_bcn_ctrl_val &= ~clear_bits;
57
58 rtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8)rtlpci->reg_bcn_ctrl_val);
59}
60
61static void _rtl92ce_stop_tx_beacon(struct ieee80211_hw *hw)
62{
63 struct rtl_priv *rtlpriv = rtl_priv(hw);
64 u8 tmp1byte;
65
66 tmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);
67 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte & (~BIT(6)));
68 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64);
69 tmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);
70 tmp1byte &= ~(BIT(0));
71 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);
72}
73
74static void _rtl92ce_resume_tx_beacon(struct ieee80211_hw *hw)
75{
76 struct rtl_priv *rtlpriv = rtl_priv(hw);
77 u8 tmp1byte;
78
79 tmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);
80 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte | BIT(6));
81 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
82 tmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);
83 tmp1byte |= BIT(0);
84 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);
85}
86
87static void _rtl92ce_enable_bcn_sub_func(struct ieee80211_hw *hw)
88{
89 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(1));
90}
91
92static void _rtl92ce_disable_bcn_sub_func(struct ieee80211_hw *hw)
93{
94 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(1), 0);
95}
96
97void rtl92ce_get_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)
98{
99 struct rtl_priv *rtlpriv = rtl_priv(hw);
100 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
101 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
102
103 switch (variable) {
104 case HW_VAR_RCR:
105 *((u32 *) (val)) = rtlpci->receive_config;
106 break;
107 case HW_VAR_RF_STATE:
108 *((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state;
109 break;
110 case HW_VAR_FWLPS_RF_ON:{
111 enum rf_pwrstate rfState;
112 u32 val_rcr;
113
114 rtlpriv->cfg->ops->get_hw_reg(hw,
115 HW_VAR_RF_STATE,
116 (u8 *) (&rfState));
117 if (rfState == ERFOFF) {
118 *((bool *) (val)) = true;
119 } else {
120 val_rcr = rtl_read_dword(rtlpriv, REG_RCR);
121 val_rcr &= 0x00070000;
122 if (val_rcr)
123 *((bool *) (val)) = false;
124 else
125 *((bool *) (val)) = true;
126 }
127 break;
128 }
129 case HW_VAR_FW_PSMODE_STATUS:
130 *((bool *) (val)) = ppsc->fw_current_inpsmode;
131 break;
132 case HW_VAR_CORRECT_TSF:{
133 u64 tsf;
134 u32 *ptsf_low = (u32 *)&tsf;
135 u32 *ptsf_high = ((u32 *)&tsf) + 1;
136
137 *ptsf_high = rtl_read_dword(rtlpriv, (REG_TSFTR + 4));
138 *ptsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);
139
140 *((u64 *) (val)) = tsf;
141
142 break;
143 }
144 default:
145 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
146 "switch case not processed\n");
147 break;
148 }
149}
150
151void rtl92ce_set_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)
152{
153 struct rtl_priv *rtlpriv = rtl_priv(hw);
154 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
155 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
156 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
157 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
158 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
159 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
160 u8 idx;
161
162 switch (variable) {
163 case HW_VAR_ETHER_ADDR:{
164 for (idx = 0; idx < ETH_ALEN; idx++) {
165 rtl_write_byte(rtlpriv, (REG_MACID + idx),
166 val[idx]);
167 }
168 break;
169 }
170 case HW_VAR_BASIC_RATE:{
171 u16 rate_cfg = ((u16 *) val)[0];
172 u8 rate_index = 0;
173 rate_cfg &= 0x15f;
174 rate_cfg |= 0x01;
175 rtl_write_byte(rtlpriv, REG_RRSR, rate_cfg & 0xff);
176 rtl_write_byte(rtlpriv, REG_RRSR + 1,
177 (rate_cfg >> 8) & 0xff);
178 while (rate_cfg > 0x1) {
179 rate_cfg = (rate_cfg >> 1);
180 rate_index++;
181 }
182 rtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL,
183 rate_index);
184 break;
185 }
186 case HW_VAR_BSSID:{
187 for (idx = 0; idx < ETH_ALEN; idx++) {
188 rtl_write_byte(rtlpriv, (REG_BSSID + idx),
189 val[idx]);
190 }
191 break;
192 }
193 case HW_VAR_SIFS:{
194 rtl_write_byte(rtlpriv, REG_SIFS_CTX + 1, val[0]);
195 rtl_write_byte(rtlpriv, REG_SIFS_TRX + 1, val[1]);
196
197 rtl_write_byte(rtlpriv, REG_SPEC_SIFS + 1, val[0]);
198 rtl_write_byte(rtlpriv, REG_MAC_SPEC_SIFS + 1, val[0]);
199
200 if (!mac->ht_enable)
201 rtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,
202 0x0e0e);
203 else
204 rtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,
205 *((u16 *) val));
206 break;
207 }
208 case HW_VAR_SLOT_TIME:{
209 u8 e_aci;
210
211 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
212 "HW_VAR_SLOT_TIME %x\n", val[0]);
213
214 rtl_write_byte(rtlpriv, REG_SLOT, val[0]);
215
216 for (e_aci = 0; e_aci < AC_MAX; e_aci++) {
217 rtlpriv->cfg->ops->set_hw_reg(hw,
218 HW_VAR_AC_PARAM,
219 &e_aci);
220 }
221 break;
222 }
223 case HW_VAR_ACK_PREAMBLE:{
224 u8 reg_tmp;
225 u8 short_preamble = (bool)*val;
226 reg_tmp = (mac->cur_40_prime_sc) << 5;
227 if (short_preamble)
228 reg_tmp |= 0x80;
229
230 rtl_write_byte(rtlpriv, REG_RRSR + 2, reg_tmp);
231 break;
232 }
233 case HW_VAR_AMPDU_MIN_SPACE:{
234 u8 min_spacing_to_set;
235 u8 sec_min_space;
236
237 min_spacing_to_set = *val;
238 if (min_spacing_to_set <= 7) {
239 sec_min_space = 0;
240
241 if (min_spacing_to_set < sec_min_space)
242 min_spacing_to_set = sec_min_space;
243
244 mac->min_space_cfg = ((mac->min_space_cfg &
245 0xf8) |
246 min_spacing_to_set);
247
248 *val = min_spacing_to_set;
249
250 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
251 "Set HW_VAR_AMPDU_MIN_SPACE: %#x\n",
252 mac->min_space_cfg);
253
254 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,
255 mac->min_space_cfg);
256 }
257 break;
258 }
259 case HW_VAR_SHORTGI_DENSITY:{
260 u8 density_to_set;
261
262 density_to_set = *val;
263 mac->min_space_cfg |= (density_to_set << 3);
264
265 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
266 "Set HW_VAR_SHORTGI_DENSITY: %#x\n",
267 mac->min_space_cfg);
268
269 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,
270 mac->min_space_cfg);
271
272 break;
273 }
274 case HW_VAR_AMPDU_FACTOR:{
275 u8 regtoset_normal[4] = {0x41, 0xa8, 0x72, 0xb9};
276 u8 regtoset_bt[4] = {0x31, 0x74, 0x42, 0x97};
277
278 u8 factor_toset;
279 u8 *p_regtoset = NULL;
280 u8 index = 0;
281
282 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
283 (rtlpcipriv->bt_coexist.bt_coexist_type ==
284 BT_CSR_BC4))
285 p_regtoset = regtoset_bt;
286 else
287 p_regtoset = regtoset_normal;
288
289 factor_toset = *(val);
290 if (factor_toset <= 3) {
291 factor_toset = (1 << (factor_toset + 2));
292 if (factor_toset > 0xf)
293 factor_toset = 0xf;
294
295 for (index = 0; index < 4; index++) {
296 if ((p_regtoset[index] & 0xf0) >
297 (factor_toset << 4))
298 p_regtoset[index] =
299 (p_regtoset[index] & 0x0f) |
300 (factor_toset << 4);
301
302 if ((p_regtoset[index] & 0x0f) >
303 factor_toset)
304 p_regtoset[index] =
305 (p_regtoset[index] & 0xf0) |
306 (factor_toset);
307
308 rtl_write_byte(rtlpriv,
309 (REG_AGGLEN_LMT + index),
310 p_regtoset[index]);
311
312 }
313
314 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
315 "Set HW_VAR_AMPDU_FACTOR: %#x\n",
316 factor_toset);
317 }
318 break;
319 }
320 case HW_VAR_AC_PARAM:{
321 u8 e_aci = *(val);
322 rtl92c_dm_init_edca_turbo(hw);
323
324 if (rtlpci->acm_method != EACMWAY2_SW)
325 rtlpriv->cfg->ops->set_hw_reg(hw,
326 HW_VAR_ACM_CTRL,
327 (&e_aci));
328 break;
329 }
330 case HW_VAR_ACM_CTRL:{
331 u8 e_aci = *(val);
332 union aci_aifsn *p_aci_aifsn =
333 (union aci_aifsn *)(&(mac->ac[0].aifs));
334 u8 acm = p_aci_aifsn->f.acm;
335 u8 acm_ctrl = rtl_read_byte(rtlpriv, REG_ACMHWCTRL);
336
337 acm_ctrl =
338 acm_ctrl | ((rtlpci->acm_method == 2) ? 0x0 : 0x1);
339
340 if (acm) {
341 switch (e_aci) {
342 case AC0_BE:
343 acm_ctrl |= AcmHw_BeqEn;
344 break;
345 case AC2_VI:
346 acm_ctrl |= AcmHw_ViqEn;
347 break;
348 case AC3_VO:
349 acm_ctrl |= AcmHw_VoqEn;
350 break;
351 default:
352 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
353 "HW_VAR_ACM_CTRL acm set failed: eACI is %d\n",
354 acm);
355 break;
356 }
357 } else {
358 switch (e_aci) {
359 case AC0_BE:
360 acm_ctrl &= (~AcmHw_BeqEn);
361 break;
362 case AC2_VI:
363 acm_ctrl &= (~AcmHw_ViqEn);
364 break;
365 case AC3_VO:
366 acm_ctrl &= (~AcmHw_VoqEn);
367 break;
368 default:
369 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
370 "switch case not processed\n");
371 break;
372 }
373 }
374
375 RT_TRACE(rtlpriv, COMP_QOS, DBG_TRACE,
376 "SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X\n",
377 acm_ctrl);
378 rtl_write_byte(rtlpriv, REG_ACMHWCTRL, acm_ctrl);
379 break;
380 }
381 case HW_VAR_RCR:{
382 rtl_write_dword(rtlpriv, REG_RCR, ((u32 *) (val))[0]);
383 rtlpci->receive_config = ((u32 *) (val))[0];
384 break;
385 }
386 case HW_VAR_RETRY_LIMIT:{
387 u8 retry_limit = val[0];
388
389 rtl_write_word(rtlpriv, REG_RL,
390 retry_limit << RETRY_LIMIT_SHORT_SHIFT |
391 retry_limit << RETRY_LIMIT_LONG_SHIFT);
392 break;
393 }
394 case HW_VAR_DUAL_TSF_RST:
395 rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
396 break;
397 case HW_VAR_EFUSE_BYTES:
398 rtlefuse->efuse_usedbytes = *((u16 *) val);
399 break;
400 case HW_VAR_EFUSE_USAGE:
401 rtlefuse->efuse_usedpercentage = *val;
402 break;
403 case HW_VAR_IO_CMD:
404 rtl92c_phy_set_io_cmd(hw, (*(enum io_type *)val));
405 break;
406 case HW_VAR_WPA_CONFIG:
407 rtl_write_byte(rtlpriv, REG_SECCFG, *val);
408 break;
409 case HW_VAR_SET_RPWM:{
410 u8 rpwm_val;
411
412 rpwm_val = rtl_read_byte(rtlpriv, REG_PCIE_HRPWM);
413 udelay(1);
414
415 if (rpwm_val & BIT(7)) {
416 rtl_write_byte(rtlpriv, REG_PCIE_HRPWM, *val);
417 } else {
418 rtl_write_byte(rtlpriv, REG_PCIE_HRPWM,
419 *val | BIT(7));
420 }
421
422 break;
423 }
424 case HW_VAR_H2C_FW_PWRMODE:{
425 u8 psmode = *val;
426
427 if ((psmode != FW_PS_ACTIVE_MODE) &&
428 (!IS_92C_SERIAL(rtlhal->version))) {
429 rtl92c_dm_rf_saving(hw, true);
430 }
431
432 rtl92c_set_fw_pwrmode_cmd(hw, *val);
433 break;
434 }
435 case HW_VAR_FW_PSMODE_STATUS:
436 ppsc->fw_current_inpsmode = *((bool *) val);
437 break;
438 case HW_VAR_H2C_FW_JOINBSSRPT:{
439 u8 mstatus = *val;
440 u8 tmp_regcr, tmp_reg422;
441 bool recover = false;
442
443 if (mstatus == RT_MEDIA_CONNECT) {
444 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AID,
445 NULL);
446
447 tmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);
448 rtl_write_byte(rtlpriv, REG_CR + 1,
449 (tmp_regcr | BIT(0)));
450
451 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));
452 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);
453
454 tmp_reg422 =
455 rtl_read_byte(rtlpriv,
456 REG_FWHW_TXQ_CTRL + 2);
457 if (tmp_reg422 & BIT(6))
458 recover = true;
459 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2,
460 tmp_reg422 & (~BIT(6)));
461
462 rtl92c_set_fw_rsvdpagepkt(hw, NULL);
463
464 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);
465 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));
466
467 if (recover) {
468 rtl_write_byte(rtlpriv,
469 REG_FWHW_TXQ_CTRL + 2,
470 tmp_reg422);
471 }
472
473 rtl_write_byte(rtlpriv, REG_CR + 1,
474 (tmp_regcr & ~(BIT(0))));
475 }
476 rtl92c_set_fw_joinbss_report_cmd(hw, *val);
477
478 break;
479 }
480 case HW_VAR_H2C_FW_P2P_PS_OFFLOAD:
481 rtl92c_set_p2p_ps_offload_cmd(hw, *val);
482 break;
483 case HW_VAR_AID:{
484 u16 u2btmp;
485 u2btmp = rtl_read_word(rtlpriv, REG_BCN_PSR_RPT);
486 u2btmp &= 0xC000;
487 rtl_write_word(rtlpriv, REG_BCN_PSR_RPT, (u2btmp |
488 mac->assoc_id));
489
490 break;
491 }
492 case HW_VAR_CORRECT_TSF:{
493 u8 btype_ibss = val[0];
494
495 if (btype_ibss)
496 _rtl92ce_stop_tx_beacon(hw);
497
498 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));
499
500 rtl_write_dword(rtlpriv, REG_TSFTR,
501 (u32) (mac->tsf & 0xffffffff));
502 rtl_write_dword(rtlpriv, REG_TSFTR + 4,
503 (u32) ((mac->tsf >> 32) & 0xffffffff));
504
505 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);
506
507 if (btype_ibss)
508 _rtl92ce_resume_tx_beacon(hw);
509
510 break;
511
512 }
513 case HW_VAR_FW_LPS_ACTION: {
514 bool enter_fwlps = *((bool *)val);
515 u8 rpwm_val, fw_pwrmode;
516 bool fw_current_inps;
517
518 if (enter_fwlps) {
519 rpwm_val = 0x02;
520 fw_current_inps = true;
521 rtlpriv->cfg->ops->set_hw_reg(hw,
522 HW_VAR_FW_PSMODE_STATUS,
523 (u8 *)(&fw_current_inps));
524 rtlpriv->cfg->ops->set_hw_reg(hw,
525 HW_VAR_H2C_FW_PWRMODE,
526 &ppsc->fwctrl_psmode);
527
528 rtlpriv->cfg->ops->set_hw_reg(hw,
529 HW_VAR_SET_RPWM,
530 &rpwm_val);
531 } else {
532 rpwm_val = 0x0C;
533 fw_pwrmode = FW_PS_ACTIVE_MODE;
534 fw_current_inps = false;
535 rtlpriv->cfg->ops->set_hw_reg(hw,
536 HW_VAR_SET_RPWM,
537 &rpwm_val);
538 rtlpriv->cfg->ops->set_hw_reg(hw,
539 HW_VAR_H2C_FW_PWRMODE,
540 &fw_pwrmode);
541
542 rtlpriv->cfg->ops->set_hw_reg(hw,
543 HW_VAR_FW_PSMODE_STATUS,
544 (u8 *)(&fw_current_inps));
545 }
546 break; }
547 case HW_VAR_KEEP_ALIVE: {
548 u8 array[2];
549
550 array[0] = 0xff;
551 array[1] = *((u8 *)val);
552 rtl92c_fill_h2c_cmd(hw, H2C_92C_KEEP_ALIVE_CTRL, 2, array);
553 break; }
554 default:
555 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
556 "switch case %d not processed\n", variable);
557 break;
558 }
559}
560
561static bool _rtl92ce_llt_write(struct ieee80211_hw *hw, u32 address, u32 data)
562{
563 struct rtl_priv *rtlpriv = rtl_priv(hw);
564 bool status = true;
565 long count = 0;
566 u32 value = _LLT_INIT_ADDR(address) |
567 _LLT_INIT_DATA(data) | _LLT_OP(_LLT_WRITE_ACCESS);
568
569 rtl_write_dword(rtlpriv, REG_LLT_INIT, value);
570
571 do {
572 value = rtl_read_dword(rtlpriv, REG_LLT_INIT);
573 if (_LLT_NO_ACTIVE == _LLT_OP_VALUE(value))
574 break;
575
576 if (count > POLLING_LLT_THRESHOLD) {
577 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
578 "Failed to polling write LLT done at address %d!\n",
579 address);
580 status = false;
581 break;
582 }
583 } while (++count);
584
585 return status;
586}
587
588static bool _rtl92ce_llt_table_init(struct ieee80211_hw *hw)
589{
590 struct rtl_priv *rtlpriv = rtl_priv(hw);
591 unsigned short i;
592 u8 txpktbuf_bndy;
593 u8 maxPage;
594 bool status;
595
596#if LLT_CONFIG == 1
597 maxPage = 255;
598 txpktbuf_bndy = 252;
599#elif LLT_CONFIG == 2
600 maxPage = 127;
601 txpktbuf_bndy = 124;
602#elif LLT_CONFIG == 3
603 maxPage = 255;
604 txpktbuf_bndy = 174;
605#elif LLT_CONFIG == 4
606 maxPage = 255;
607 txpktbuf_bndy = 246;
608#elif LLT_CONFIG == 5
609 maxPage = 255;
610 txpktbuf_bndy = 246;
611#endif
612
613#if LLT_CONFIG == 1
614 rtl_write_byte(rtlpriv, REG_RQPN_NPQ, 0x1c);
615 rtl_write_dword(rtlpriv, REG_RQPN, 0x80a71c1c);
616#elif LLT_CONFIG == 2
617 rtl_write_dword(rtlpriv, REG_RQPN, 0x845B1010);
618#elif LLT_CONFIG == 3
619 rtl_write_dword(rtlpriv, REG_RQPN, 0x84838484);
620#elif LLT_CONFIG == 4
621 rtl_write_dword(rtlpriv, REG_RQPN, 0x80bd1c1c);
622#elif LLT_CONFIG == 5
623 rtl_write_word(rtlpriv, REG_RQPN_NPQ, 0x0000);
624
625 rtl_write_dword(rtlpriv, REG_RQPN, 0x80b01c29);
626#endif
627
628 rtl_write_dword(rtlpriv, REG_TRXFF_BNDY, (0x27FF0000 | txpktbuf_bndy));
629 rtl_write_byte(rtlpriv, REG_TDECTRL + 1, txpktbuf_bndy);
630
631 rtl_write_byte(rtlpriv, REG_TXPKTBUF_BCNQ_BDNY, txpktbuf_bndy);
632 rtl_write_byte(rtlpriv, REG_TXPKTBUF_MGQ_BDNY, txpktbuf_bndy);
633
634 rtl_write_byte(rtlpriv, 0x45D, txpktbuf_bndy);
635 rtl_write_byte(rtlpriv, REG_PBP, 0x11);
636 rtl_write_byte(rtlpriv, REG_RX_DRVINFO_SZ, 0x4);
637
638 for (i = 0; i < (txpktbuf_bndy - 1); i++) {
639 status = _rtl92ce_llt_write(hw, i, i + 1);
640 if (true != status)
641 return status;
642 }
643
644 status = _rtl92ce_llt_write(hw, (txpktbuf_bndy - 1), 0xFF);
645 if (true != status)
646 return status;
647
648 for (i = txpktbuf_bndy; i < maxPage; i++) {
649 status = _rtl92ce_llt_write(hw, i, (i + 1));
650 if (true != status)
651 return status;
652 }
653
654 status = _rtl92ce_llt_write(hw, maxPage, txpktbuf_bndy);
655 if (true != status)
656 return status;
657
658 return true;
659}
660
661static void _rtl92ce_gen_refresh_led_state(struct ieee80211_hw *hw)
662{
663 struct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);
664 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
665 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
666 struct rtl_led *pLed0 = &(pcipriv->ledctl.sw_led0);
667
668 if (rtlpci->up_first_time)
669 return;
670
671 if (ppsc->rfoff_reason == RF_CHANGE_BY_IPS)
672 rtl92ce_sw_led_on(hw, pLed0);
673 else if (ppsc->rfoff_reason == RF_CHANGE_BY_INIT)
674 rtl92ce_sw_led_on(hw, pLed0);
675 else
676 rtl92ce_sw_led_off(hw, pLed0);
677}
678
679static bool _rtl92ce_init_mac(struct ieee80211_hw *hw)
680{
681 struct rtl_priv *rtlpriv = rtl_priv(hw);
682 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
683 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
684 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
685
686 unsigned char bytetmp;
687 unsigned short wordtmp;
688 u16 retry;
689
690 rtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x00);
691 if (rtlpcipriv->bt_coexist.bt_coexistence) {
692 u32 value32;
693 value32 = rtl_read_dword(rtlpriv, REG_APS_FSMCO);
694 value32 |= (SOP_ABG | SOP_AMB | XOP_BTCK);
695 rtl_write_dword(rtlpriv, REG_APS_FSMCO, value32);
696 }
697 rtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);
698 rtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL, 0x0F);
699
700 if (rtlpcipriv->bt_coexist.bt_coexistence) {
701 u32 u4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);
702
703 u4b_tmp &= (~0x00024800);
704 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);
705 }
706
707 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) | BIT(0);
708 udelay(2);
709
710 rtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, bytetmp);
711 udelay(2);
712
713 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);
714 udelay(2);
715
716 retry = 0;
717 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "reg0xec:%x:%x\n",
718 rtl_read_dword(rtlpriv, 0xEC), bytetmp);
719
720 while ((bytetmp & BIT(0)) && retry < 1000) {
721 retry++;
722 udelay(50);
723 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);
724 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "reg0xec:%x:%x\n",
725 rtl_read_dword(rtlpriv, 0xEC), bytetmp);
726 udelay(50);
727 }
728
729 rtl_write_word(rtlpriv, REG_APS_FSMCO, 0x1012);
730
731 rtl_write_byte(rtlpriv, REG_SYS_ISO_CTRL + 1, 0x82);
732 udelay(2);
733
734 if (rtlpcipriv->bt_coexist.bt_coexistence) {
735 bytetmp = rtl_read_byte(rtlpriv, REG_AFE_XTAL_CTRL+2) & 0xfd;
736 rtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL+2, bytetmp);
737 }
738
739 rtl_write_word(rtlpriv, REG_CR, 0x2ff);
740
741 if (!_rtl92ce_llt_table_init(hw))
742 return false;
743
744 rtl_write_dword(rtlpriv, REG_HISR, 0xffffffff);
745 rtl_write_byte(rtlpriv, REG_HISRE, 0xff);
746
747 rtl_write_word(rtlpriv, REG_TRXFF_BNDY + 2, 0x27ff);
748
749 wordtmp = rtl_read_word(rtlpriv, REG_TRXDMA_CTRL);
750 wordtmp &= 0xf;
751 wordtmp |= 0xF771;
752 rtl_write_word(rtlpriv, REG_TRXDMA_CTRL, wordtmp);
753
754 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 1, 0x1F);
755 rtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);
756 rtl_write_dword(rtlpriv, REG_TCR, rtlpci->transmit_config);
757
758 rtl_write_byte(rtlpriv, 0x4d0, 0x0);
759
760 rtl_write_dword(rtlpriv, REG_BCNQ_DESA,
761 ((u64) rtlpci->tx_ring[BEACON_QUEUE].dma) &
762 DMA_BIT_MASK(32));
763 rtl_write_dword(rtlpriv, REG_MGQ_DESA,
764 (u64) rtlpci->tx_ring[MGNT_QUEUE].dma &
765 DMA_BIT_MASK(32));
766 rtl_write_dword(rtlpriv, REG_VOQ_DESA,
767 (u64) rtlpci->tx_ring[VO_QUEUE].dma & DMA_BIT_MASK(32));
768 rtl_write_dword(rtlpriv, REG_VIQ_DESA,
769 (u64) rtlpci->tx_ring[VI_QUEUE].dma & DMA_BIT_MASK(32));
770 rtl_write_dword(rtlpriv, REG_BEQ_DESA,
771 (u64) rtlpci->tx_ring[BE_QUEUE].dma & DMA_BIT_MASK(32));
772 rtl_write_dword(rtlpriv, REG_BKQ_DESA,
773 (u64) rtlpci->tx_ring[BK_QUEUE].dma & DMA_BIT_MASK(32));
774 rtl_write_dword(rtlpriv, REG_HQ_DESA,
775 (u64) rtlpci->tx_ring[HIGH_QUEUE].dma &
776 DMA_BIT_MASK(32));
777 rtl_write_dword(rtlpriv, REG_RX_DESA,
778 (u64) rtlpci->rx_ring[RX_MPDU_QUEUE].dma &
779 DMA_BIT_MASK(32));
780
781 if (IS_92C_SERIAL(rtlhal->version))
782 rtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x77);
783 else
784 rtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x22);
785
786 rtl_write_dword(rtlpriv, REG_INT_MIG, 0);
787
788 bytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);
789 rtl_write_byte(rtlpriv, REG_APSD_CTRL, bytetmp & ~BIT(6));
790 do {
791 retry++;
792 bytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);
793 } while ((retry < 200) && (bytetmp & BIT(7)));
794
795 _rtl92ce_gen_refresh_led_state(hw);
796
797 rtl_write_dword(rtlpriv, REG_MCUTST_1, 0x0);
798
799 return true;
800}
801
802static void _rtl92ce_hw_configure(struct ieee80211_hw *hw)
803{
804 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
805 struct rtl_priv *rtlpriv = rtl_priv(hw);
806 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
807 u8 reg_bw_opmode;
808 u32 reg_prsr;
809
810 reg_bw_opmode = BW_OPMODE_20MHZ;
811 reg_prsr = RATE_ALL_CCK | RATE_ALL_OFDM_AG;
812
813 rtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL, 0x8);
814
815 rtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);
816
817 rtl_write_dword(rtlpriv, REG_RRSR, reg_prsr);
818
819 rtl_write_byte(rtlpriv, REG_SLOT, 0x09);
820
821 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE, 0x0);
822
823 rtl_write_word(rtlpriv, REG_FWHW_TXQ_CTRL, 0x1F80);
824
825 rtl_write_word(rtlpriv, REG_RL, 0x0707);
826
827 rtl_write_dword(rtlpriv, REG_BAR_MODE_CTRL, 0x02012802);
828
829 rtl_write_byte(rtlpriv, REG_HWSEQ_CTRL, 0xFF);
830
831 rtl_write_dword(rtlpriv, REG_DARFRC, 0x01000000);
832 rtl_write_dword(rtlpriv, REG_DARFRC + 4, 0x07060504);
833 rtl_write_dword(rtlpriv, REG_RARFRC, 0x01000000);
834 rtl_write_dword(rtlpriv, REG_RARFRC + 4, 0x07060504);
835
836 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
837 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4))
838 rtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0x97427431);
839 else
840 rtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0xb972a841);
841
842 rtl_write_byte(rtlpriv, REG_ATIMWND, 0x2);
843
844 rtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0xff);
845
846 rtlpci->reg_bcn_ctrl_val = 0x1f;
847 rtl_write_byte(rtlpriv, REG_BCN_CTRL, rtlpci->reg_bcn_ctrl_val);
848
849 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
850
851 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
852
853 rtl_write_byte(rtlpriv, REG_PIFS, 0x1C);
854 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16);
855
856 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
857 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4)) {
858 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
859 rtl_write_word(rtlpriv, REG_PROT_MODE_CTRL, 0x0402);
860 } else {
861 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
862 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
863 }
864
865 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
866 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4))
867 rtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x03086666);
868 else
869 rtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x086666);
870
871 rtl_write_byte(rtlpriv, REG_ACKTO, 0x40);
872
873 rtl_write_word(rtlpriv, REG_SPEC_SIFS, 0x1010);
874 rtl_write_word(rtlpriv, REG_MAC_SPEC_SIFS, 0x1010);
875
876 rtl_write_word(rtlpriv, REG_SIFS_CTX, 0x1010);
877
878 rtl_write_word(rtlpriv, REG_SIFS_TRX, 0x1010);
879
880 rtl_write_dword(rtlpriv, REG_MAR, 0xffffffff);
881 rtl_write_dword(rtlpriv, REG_MAR + 4, 0xffffffff);
882
883}
884
885static void _rtl92ce_enable_aspm_back_door(struct ieee80211_hw *hw)
886{
887 struct rtl_priv *rtlpriv = rtl_priv(hw);
888 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
889
890 rtl_write_byte(rtlpriv, 0x34b, 0x93);
891 rtl_write_word(rtlpriv, 0x350, 0x870c);
892 rtl_write_byte(rtlpriv, 0x352, 0x1);
893
894 if (ppsc->support_backdoor)
895 rtl_write_byte(rtlpriv, 0x349, 0x1b);
896 else
897 rtl_write_byte(rtlpriv, 0x349, 0x03);
898
899 rtl_write_word(rtlpriv, 0x350, 0x2718);
900 rtl_write_byte(rtlpriv, 0x352, 0x1);
901}
902
903void rtl92ce_enable_hw_security_config(struct ieee80211_hw *hw)
904{
905 struct rtl_priv *rtlpriv = rtl_priv(hw);
906 u8 sec_reg_value;
907
908 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
909 "PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d\n",
910 rtlpriv->sec.pairwise_enc_algorithm,
911 rtlpriv->sec.group_enc_algorithm);
912
913 if (rtlpriv->cfg->mod_params->sw_crypto || rtlpriv->sec.use_sw_sec) {
914 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
915 "not open hw encryption\n");
916 return;
917 }
918
919 sec_reg_value = SCR_TxEncEnable | SCR_RxDecEnable;
920
921 if (rtlpriv->sec.use_defaultkey) {
922 sec_reg_value |= SCR_TxUseDK;
923 sec_reg_value |= SCR_RxUseDK;
924 }
925
926 sec_reg_value |= (SCR_RXBCUSEDK | SCR_TXBCUSEDK);
927
928 rtl_write_byte(rtlpriv, REG_CR + 1, 0x02);
929
930 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
931 "The SECR-value %x\n", sec_reg_value);
932
933 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_WPA_CONFIG, &sec_reg_value);
934
935}
936
937int rtl92ce_hw_init(struct ieee80211_hw *hw)
938{
939 struct rtl_priv *rtlpriv = rtl_priv(hw);
940 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
941 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
942 struct rtl_phy *rtlphy = &(rtlpriv->phy);
943 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
944 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
945 bool rtstatus = true;
946 bool is92c;
947 int err;
948 u8 tmp_u1b;
949 unsigned long flags;
950
951 rtlpci->being_init_adapter = true;
952
953
954
955
956
957
958
959
960 local_save_flags(flags);
961 local_irq_enable();
962
963 rtlhal->fw_ready = false;
964 rtlpriv->intf_ops->disable_aspm(hw);
965 rtstatus = _rtl92ce_init_mac(hw);
966 if (!rtstatus) {
967 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG, "Init MAC failed\n");
968 err = 1;
969 goto exit;
970 }
971
972 err = rtl92c_download_fw(hw);
973 if (err) {
974 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
975 "Failed to download FW. Init HW without FW now..\n");
976 err = 1;
977 goto exit;
978 }
979
980 rtlhal->fw_ready = true;
981 rtlhal->last_hmeboxnum = 0;
982 rtl92c_phy_mac_config(hw);
983
984
985
986
987 rtlpci->receive_config = rtl_read_dword(rtlpriv, REG_RCR);
988 rtlpci->receive_config &= ~(RCR_ACRC32 | RCR_AICV);
989 rtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);
990 rtl92c_phy_bb_config(hw);
991 rtlphy->rf_mode = RF_OP_BY_SW_3WIRE;
992 rtl92c_phy_rf_config(hw);
993 if (IS_VENDOR_UMC_A_CUT(rtlhal->version) &&
994 !IS_92C_SERIAL(rtlhal->version)) {
995 rtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1, MASKDWORD, 0x30255);
996 rtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G2, MASKDWORD, 0x50a00);
997 } else if (IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version)) {
998 rtl_set_rfreg(hw, RF90_PATH_A, 0x0C, MASKDWORD, 0x894AE);
999 rtl_set_rfreg(hw, RF90_PATH_A, 0x0A, MASKDWORD, 0x1AF31);
1000 rtl_set_rfreg(hw, RF90_PATH_A, RF_IPA, MASKDWORD, 0x8F425);
1001 rtl_set_rfreg(hw, RF90_PATH_A, RF_SYN_G2, MASKDWORD, 0x4F200);
1002 rtl_set_rfreg(hw, RF90_PATH_A, RF_RCK1, MASKDWORD, 0x44053);
1003 rtl_set_rfreg(hw, RF90_PATH_A, RF_RCK2, MASKDWORD, 0x80201);
1004 }
1005 rtlphy->rfreg_chnlval[0] = rtl_get_rfreg(hw, (enum radio_path)0,
1006 RF_CHNLBW, RFREG_OFFSET_MASK);
1007 rtlphy->rfreg_chnlval[1] = rtl_get_rfreg(hw, (enum radio_path)1,
1008 RF_CHNLBW, RFREG_OFFSET_MASK);
1009 rtl_set_bbreg(hw, RFPGA0_RFMOD, BCCKEN, 0x1);
1010 rtl_set_bbreg(hw, RFPGA0_RFMOD, BOFDMEN, 0x1);
1011 rtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1);
1012 _rtl92ce_hw_configure(hw);
1013 rtl_cam_reset_all_entry(hw);
1014 rtl92ce_enable_hw_security_config(hw);
1015
1016 ppsc->rfpwr_state = ERFON;
1017
1018 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ETHER_ADDR, mac->mac_addr);
1019 _rtl92ce_enable_aspm_back_door(hw);
1020 rtlpriv->intf_ops->enable_aspm(hw);
1021
1022 rtl8192ce_bt_hw_init(hw);
1023
1024 if (ppsc->rfpwr_state == ERFON) {
1025 rtl92c_phy_set_rfpath_switch(hw, 1);
1026 if (rtlphy->iqk_initialized) {
1027 rtl92c_phy_iq_calibrate(hw, true);
1028 } else {
1029 rtl92c_phy_iq_calibrate(hw, false);
1030 rtlphy->iqk_initialized = true;
1031 }
1032
1033 rtl92c_dm_check_txpower_tracking(hw);
1034 rtl92c_phy_lc_calibrate(hw);
1035 }
1036
1037 is92c = IS_92C_SERIAL(rtlhal->version);
1038 tmp_u1b = efuse_read_1byte(hw, 0x1FA);
1039 if (!(tmp_u1b & BIT(0))) {
1040 rtl_set_rfreg(hw, RF90_PATH_A, 0x15, 0x0F, 0x05);
1041 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "PA BIAS path A\n");
1042 }
1043
1044 if (!(tmp_u1b & BIT(1)) && is92c) {
1045 rtl_set_rfreg(hw, RF90_PATH_B, 0x15, 0x0F, 0x05);
1046 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "PA BIAS path B\n");
1047 }
1048
1049 if (!(tmp_u1b & BIT(4))) {
1050 tmp_u1b = rtl_read_byte(rtlpriv, 0x16);
1051 tmp_u1b &= 0x0F;
1052 rtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x80);
1053 udelay(10);
1054 rtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x90);
1055 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "under 1.5V\n");
1056 }
1057 rtl92c_dm_init(hw);
1058exit:
1059 local_irq_restore(flags);
1060 rtlpci->being_init_adapter = false;
1061 return err;
1062}
1063
1064static enum version_8192c _rtl92ce_read_chip_version(struct ieee80211_hw *hw)
1065{
1066 struct rtl_priv *rtlpriv = rtl_priv(hw);
1067 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1068 enum version_8192c version = VERSION_UNKNOWN;
1069 u32 value32;
1070 const char *versionid;
1071
1072 value32 = rtl_read_dword(rtlpriv, REG_SYS_CFG);
1073 if (value32 & TRP_VAUX_EN) {
1074 version = (value32 & TYPE_ID) ? VERSION_A_CHIP_92C :
1075 VERSION_A_CHIP_88C;
1076 } else {
1077 version = (enum version_8192c) (CHIP_VER_B |
1078 ((value32 & TYPE_ID) ? CHIP_92C_BITMASK : 0) |
1079 ((value32 & VENDOR_ID) ? CHIP_VENDOR_UMC : 0));
1080 if ((!IS_CHIP_VENDOR_UMC(version)) && (value32 &
1081 CHIP_VER_RTL_MASK)) {
1082 version = (enum version_8192c)(version |
1083 ((((value32 & CHIP_VER_RTL_MASK) == BIT(12))
1084 ? CHIP_VENDOR_UMC_B_CUT : CHIP_UNKNOWN) |
1085 CHIP_VENDOR_UMC));
1086 }
1087 if (IS_92C_SERIAL(version)) {
1088 value32 = rtl_read_dword(rtlpriv, REG_HPON_FSM);
1089 version = (enum version_8192c)(version |
1090 ((CHIP_BONDING_IDENTIFIER(value32)
1091 == CHIP_BONDING_92C_1T2R) ?
1092 RF_TYPE_1T2R : 0));
1093 }
1094 }
1095
1096 switch (version) {
1097 case VERSION_B_CHIP_92C:
1098 versionid = "B_CHIP_92C";
1099 break;
1100 case VERSION_B_CHIP_88C:
1101 versionid = "B_CHIP_88C";
1102 break;
1103 case VERSION_A_CHIP_92C:
1104 versionid = "A_CHIP_92C";
1105 break;
1106 case VERSION_A_CHIP_88C:
1107 versionid = "A_CHIP_88C";
1108 break;
1109 case VERSION_NORMAL_UMC_CHIP_92C_1T2R_A_CUT:
1110 versionid = "A_CUT_92C_1T2R";
1111 break;
1112 case VERSION_NORMAL_UMC_CHIP_92C_A_CUT:
1113 versionid = "A_CUT_92C";
1114 break;
1115 case VERSION_NORMAL_UMC_CHIP_88C_A_CUT:
1116 versionid = "A_CUT_88C";
1117 break;
1118 case VERSION_NORMAL_UMC_CHIP_92C_1T2R_B_CUT:
1119 versionid = "B_CUT_92C_1T2R";
1120 break;
1121 case VERSION_NORMAL_UMC_CHIP_92C_B_CUT:
1122 versionid = "B_CUT_92C";
1123 break;
1124 case VERSION_NORMAL_UMC_CHIP_88C_B_CUT:
1125 versionid = "B_CUT_88C";
1126 break;
1127 default:
1128 versionid = "Unknown. Bug?";
1129 break;
1130 }
1131
1132 RT_TRACE(rtlpriv, COMP_INIT, DBG_EMERG,
1133 "Chip Version ID: %s\n", versionid);
1134
1135 switch (version & 0x3) {
1136 case CHIP_88C:
1137 rtlphy->rf_type = RF_1T1R;
1138 break;
1139 case CHIP_92C:
1140 rtlphy->rf_type = RF_2T2R;
1141 break;
1142 case CHIP_92C_1T2R:
1143 rtlphy->rf_type = RF_1T2R;
1144 break;
1145 default:
1146 rtlphy->rf_type = RF_1T1R;
1147 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1148 "ERROR RF_Type is set!!\n");
1149 break;
1150 }
1151
1152 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Chip RF Type: %s\n",
1153 rtlphy->rf_type == RF_2T2R ? "RF_2T2R" : "RF_1T1R");
1154
1155 return version;
1156}
1157
1158static int _rtl92ce_set_media_status(struct ieee80211_hw *hw,
1159 enum nl80211_iftype type)
1160{
1161 struct rtl_priv *rtlpriv = rtl_priv(hw);
1162 u8 bt_msr = rtl_read_byte(rtlpriv, MSR);
1163 enum led_ctl_mode ledaction = LED_CTL_NO_LINK;
1164 u8 mode = MSR_NOLINK;
1165
1166 bt_msr &= 0xfc;
1167
1168 switch (type) {
1169 case NL80211_IFTYPE_UNSPECIFIED:
1170 mode = MSR_NOLINK;
1171 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1172 "Set Network type to NO LINK!\n");
1173 break;
1174 case NL80211_IFTYPE_ADHOC:
1175 mode = MSR_ADHOC;
1176 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1177 "Set Network type to Ad Hoc!\n");
1178 break;
1179 case NL80211_IFTYPE_STATION:
1180 mode = MSR_INFRA;
1181 ledaction = LED_CTL_LINK;
1182 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1183 "Set Network type to STA!\n");
1184 break;
1185 case NL80211_IFTYPE_AP:
1186 mode = MSR_AP;
1187 ledaction = LED_CTL_LINK;
1188 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1189 "Set Network type to AP!\n");
1190 break;
1191 case NL80211_IFTYPE_MESH_POINT:
1192 mode = MSR_ADHOC;
1193 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1194 "Set Network type to Mesh Point!\n");
1195 break;
1196 default:
1197 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1198 "Network type %d not supported!\n", type);
1199 return 1;
1200
1201 }
1202
1203
1204
1205
1206
1207
1208
1209 if (mode != MSR_AP &&
1210 rtlpriv->mac80211.link_state < MAC80211_LINKED) {
1211 mode = MSR_NOLINK;
1212 ledaction = LED_CTL_NO_LINK;
1213 }
1214 if (mode == MSR_NOLINK || mode == MSR_INFRA) {
1215 _rtl92ce_stop_tx_beacon(hw);
1216 _rtl92ce_enable_bcn_sub_func(hw);
1217 } else if (mode == MSR_ADHOC || mode == MSR_AP) {
1218 _rtl92ce_resume_tx_beacon(hw);
1219 _rtl92ce_disable_bcn_sub_func(hw);
1220 } else {
1221 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
1222 "Set HW_VAR_MEDIA_STATUS: No such media status(%x).\n",
1223 mode);
1224 }
1225 rtl_write_byte(rtlpriv, MSR, bt_msr | mode);
1226
1227 rtlpriv->cfg->ops->led_control(hw, ledaction);
1228 if (mode == MSR_AP)
1229 rtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x00);
1230 else
1231 rtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x66);
1232 return 0;
1233}
1234
1235void rtl92ce_set_check_bssid(struct ieee80211_hw *hw, bool check_bssid)
1236{
1237 struct rtl_priv *rtlpriv = rtl_priv(hw);
1238 u32 reg_rcr;
1239
1240 if (rtlpriv->psc.rfpwr_state != ERFON)
1241 return;
1242
1243 rtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RCR, (u8 *)(®_rcr));
1244
1245 if (check_bssid) {
1246 reg_rcr |= (RCR_CBSSID_DATA | RCR_CBSSID_BCN);
1247 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,
1248 (u8 *) (®_rcr));
1249 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));
1250 } else if (!check_bssid) {
1251 reg_rcr &= (~(RCR_CBSSID_DATA | RCR_CBSSID_BCN));
1252 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);
1253 rtlpriv->cfg->ops->set_hw_reg(hw,
1254 HW_VAR_RCR, (u8 *) (®_rcr));
1255 }
1256
1257}
1258
1259int rtl92ce_set_network_type(struct ieee80211_hw *hw, enum nl80211_iftype type)
1260{
1261 struct rtl_priv *rtlpriv = rtl_priv(hw);
1262
1263 if (_rtl92ce_set_media_status(hw, type))
1264 return -EOPNOTSUPP;
1265
1266 if (rtlpriv->mac80211.link_state == MAC80211_LINKED) {
1267 if (type != NL80211_IFTYPE_AP &&
1268 type != NL80211_IFTYPE_MESH_POINT)
1269 rtl92ce_set_check_bssid(hw, true);
1270 } else {
1271 rtl92ce_set_check_bssid(hw, false);
1272 }
1273
1274 return 0;
1275}
1276
1277
1278void rtl92ce_set_qos(struct ieee80211_hw *hw, int aci)
1279{
1280 struct rtl_priv *rtlpriv = rtl_priv(hw);
1281 rtl92c_dm_init_edca_turbo(hw);
1282 switch (aci) {
1283 case AC1_BK:
1284 rtl_write_dword(rtlpriv, REG_EDCA_BK_PARAM, 0xa44f);
1285 break;
1286 case AC0_BE:
1287
1288 break;
1289 case AC2_VI:
1290 rtl_write_dword(rtlpriv, REG_EDCA_VI_PARAM, 0x5e4322);
1291 break;
1292 case AC3_VO:
1293 rtl_write_dword(rtlpriv, REG_EDCA_VO_PARAM, 0x2f3222);
1294 break;
1295 default:
1296 RT_ASSERT(false, "invalid aci: %d !\n", aci);
1297 break;
1298 }
1299}
1300
1301void rtl92ce_enable_interrupt(struct ieee80211_hw *hw)
1302{
1303 struct rtl_priv *rtlpriv = rtl_priv(hw);
1304 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1305
1306 rtl_write_dword(rtlpriv, REG_HIMR, rtlpci->irq_mask[0] & 0xFFFFFFFF);
1307 rtl_write_dword(rtlpriv, REG_HIMRE, rtlpci->irq_mask[1] & 0xFFFFFFFF);
1308 rtlpci->irq_enabled = true;
1309}
1310
1311void rtl92ce_disable_interrupt(struct ieee80211_hw *hw)
1312{
1313 struct rtl_priv *rtlpriv = rtl_priv(hw);
1314 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1315
1316 rtl_write_dword(rtlpriv, REG_HIMR, IMR8190_DISABLED);
1317 rtl_write_dword(rtlpriv, REG_HIMRE, IMR8190_DISABLED);
1318 rtlpci->irq_enabled = false;
1319}
1320
1321static void _rtl92ce_poweroff_adapter(struct ieee80211_hw *hw)
1322{
1323 struct rtl_priv *rtlpriv = rtl_priv(hw);
1324 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
1325 struct rtl_hal *rtlhal = rtl_hal(rtlpriv);
1326 u8 u1b_tmp;
1327 u32 u4b_tmp;
1328
1329 rtlpriv->intf_ops->enable_aspm(hw);
1330 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);
1331 rtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);
1332 rtl_write_byte(rtlpriv, REG_RF_CTRL, 0x00);
1333 rtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);
1334 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);
1335 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE0);
1336 if (rtl_read_byte(rtlpriv, REG_MCUFWDL) & BIT(7))
1337 rtl92c_firmware_selfreset(hw);
1338 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, 0x51);
1339 rtl_write_byte(rtlpriv, REG_MCUFWDL, 0x00);
1340 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00000000);
1341 u1b_tmp = rtl_read_byte(rtlpriv, REG_GPIO_PIN_CTRL);
1342 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
1343 ((rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) ||
1344 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC8))) {
1345 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00F30000 |
1346 (u1b_tmp << 8));
1347 } else {
1348 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00FF0000 |
1349 (u1b_tmp << 8));
1350 }
1351 rtl_write_word(rtlpriv, REG_GPIO_IO_SEL, 0x0790);
1352 rtl_write_word(rtlpriv, REG_LEDCFG0, 0x8080);
1353 rtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL, 0x80);
1354 if (!IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version))
1355 rtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x23);
1356 if (rtlpcipriv->bt_coexist.bt_coexistence) {
1357 u4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);
1358 u4b_tmp |= 0x03824800;
1359 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);
1360 } else {
1361 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, 0x0e);
1362 }
1363
1364 rtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0e);
1365 rtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, 0x10);
1366}
1367
1368void rtl92ce_card_disable(struct ieee80211_hw *hw)
1369{
1370 struct rtl_priv *rtlpriv = rtl_priv(hw);
1371 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
1372 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1373 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1374 enum nl80211_iftype opmode;
1375
1376 mac->link_state = MAC80211_NOLINK;
1377 opmode = NL80211_IFTYPE_UNSPECIFIED;
1378 _rtl92ce_set_media_status(hw, opmode);
1379 if (rtlpci->driver_is_goingto_unload ||
1380 ppsc->rfoff_reason > RF_CHANGE_BY_PS)
1381 rtlpriv->cfg->ops->led_control(hw, LED_CTL_POWER_OFF);
1382 RT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);
1383 _rtl92ce_poweroff_adapter(hw);
1384
1385
1386 rtlpriv->phy.iqk_initialized = false;
1387}
1388
1389void rtl92ce_interrupt_recognized(struct ieee80211_hw *hw,
1390 u32 *p_inta, u32 *p_intb)
1391{
1392 struct rtl_priv *rtlpriv = rtl_priv(hw);
1393 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1394
1395 *p_inta = rtl_read_dword(rtlpriv, ISR) & rtlpci->irq_mask[0];
1396 rtl_write_dword(rtlpriv, ISR, *p_inta);
1397
1398
1399
1400
1401
1402}
1403
1404void rtl92ce_set_beacon_related_registers(struct ieee80211_hw *hw)
1405{
1406
1407 struct rtl_priv *rtlpriv = rtl_priv(hw);
1408 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1409 u16 bcn_interval, atim_window;
1410
1411 bcn_interval = mac->beacon_interval;
1412 atim_window = 2;
1413 rtl92ce_disable_interrupt(hw);
1414 rtl_write_word(rtlpriv, REG_ATIMWND, atim_window);
1415 rtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);
1416 rtl_write_word(rtlpriv, REG_BCNTCFG, 0x660f);
1417 rtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_CCK, 0x18);
1418 rtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_OFDM, 0x18);
1419 rtl_write_byte(rtlpriv, 0x606, 0x30);
1420 rtl92ce_enable_interrupt(hw);
1421}
1422
1423void rtl92ce_set_beacon_interval(struct ieee80211_hw *hw)
1424{
1425 struct rtl_priv *rtlpriv = rtl_priv(hw);
1426 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1427 u16 bcn_interval = mac->beacon_interval;
1428
1429 RT_TRACE(rtlpriv, COMP_BEACON, DBG_DMESG,
1430 "beacon_interval:%d\n", bcn_interval);
1431 rtl92ce_disable_interrupt(hw);
1432 rtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);
1433 rtl92ce_enable_interrupt(hw);
1434}
1435
1436void rtl92ce_update_interrupt_mask(struct ieee80211_hw *hw,
1437 u32 add_msr, u32 rm_msr)
1438{
1439 struct rtl_priv *rtlpriv = rtl_priv(hw);
1440 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1441
1442 RT_TRACE(rtlpriv, COMP_INTR, DBG_LOUD, "add_msr:%x, rm_msr:%x\n",
1443 add_msr, rm_msr);
1444
1445 if (add_msr)
1446 rtlpci->irq_mask[0] |= add_msr;
1447 if (rm_msr)
1448 rtlpci->irq_mask[0] &= (~rm_msr);
1449 rtl92ce_disable_interrupt(hw);
1450 rtl92ce_enable_interrupt(hw);
1451}
1452
1453static void _rtl92ce_read_txpower_info_from_hwpg(struct ieee80211_hw *hw,
1454 bool autoload_fail,
1455 u8 *hwinfo)
1456{
1457 struct rtl_priv *rtlpriv = rtl_priv(hw);
1458 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1459 u8 rf_path, index, tempval;
1460 u16 i;
1461
1462 for (rf_path = 0; rf_path < 2; rf_path++) {
1463 for (i = 0; i < 3; i++) {
1464 if (!autoload_fail) {
1465 rtlefuse->
1466 eeprom_chnlarea_txpwr_cck[rf_path][i] =
1467 hwinfo[EEPROM_TXPOWERCCK + rf_path * 3 + i];
1468 rtlefuse->
1469 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =
1470 hwinfo[EEPROM_TXPOWERHT40_1S + rf_path * 3 +
1471 i];
1472 } else {
1473 rtlefuse->
1474 eeprom_chnlarea_txpwr_cck[rf_path][i] =
1475 EEPROM_DEFAULT_TXPOWERLEVEL;
1476 rtlefuse->
1477 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =
1478 EEPROM_DEFAULT_TXPOWERLEVEL;
1479 }
1480 }
1481 }
1482
1483 for (i = 0; i < 3; i++) {
1484 if (!autoload_fail)
1485 tempval = hwinfo[EEPROM_TXPOWERHT40_2SDIFF + i];
1486 else
1487 tempval = EEPROM_DEFAULT_HT40_2SDIFF;
1488 rtlefuse->eprom_chnl_txpwr_ht40_2sdf[RF90_PATH_A][i] =
1489 (tempval & 0xf);
1490 rtlefuse->eprom_chnl_txpwr_ht40_2sdf[RF90_PATH_B][i] =
1491 ((tempval & 0xf0) >> 4);
1492 }
1493
1494 for (rf_path = 0; rf_path < 2; rf_path++)
1495 for (i = 0; i < 3; i++)
1496 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1497 "RF(%d) EEPROM CCK Area(%d) = 0x%x\n",
1498 rf_path, i,
1499 rtlefuse->
1500 eeprom_chnlarea_txpwr_cck[rf_path][i]);
1501 for (rf_path = 0; rf_path < 2; rf_path++)
1502 for (i = 0; i < 3; i++)
1503 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1504 "RF(%d) EEPROM HT40 1S Area(%d) = 0x%x\n",
1505 rf_path, i,
1506 rtlefuse->
1507 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i]);
1508 for (rf_path = 0; rf_path < 2; rf_path++)
1509 for (i = 0; i < 3; i++)
1510 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1511 "RF(%d) EEPROM HT40 2S Diff Area(%d) = 0x%x\n",
1512 rf_path, i,
1513 rtlefuse->
1514 eprom_chnl_txpwr_ht40_2sdf[rf_path][i]);
1515
1516 for (rf_path = 0; rf_path < 2; rf_path++) {
1517 for (i = 0; i < 14; i++) {
1518 index = rtl92c_get_chnl_group((u8)i);
1519
1520 rtlefuse->txpwrlevel_cck[rf_path][i] =
1521 rtlefuse->eeprom_chnlarea_txpwr_cck[rf_path][index];
1522 rtlefuse->txpwrlevel_ht40_1s[rf_path][i] =
1523 rtlefuse->
1524 eeprom_chnlarea_txpwr_ht40_1s[rf_path][index];
1525
1526 if ((rtlefuse->
1527 eeprom_chnlarea_txpwr_ht40_1s[rf_path][index] -
1528 rtlefuse->
1529 eprom_chnl_txpwr_ht40_2sdf[rf_path][index])
1530 > 0) {
1531 rtlefuse->txpwrlevel_ht40_2s[rf_path][i] =
1532 rtlefuse->
1533 eeprom_chnlarea_txpwr_ht40_1s[rf_path]
1534 [index] -
1535 rtlefuse->
1536 eprom_chnl_txpwr_ht40_2sdf[rf_path]
1537 [index];
1538 } else {
1539 rtlefuse->txpwrlevel_ht40_2s[rf_path][i] = 0;
1540 }
1541 }
1542
1543 for (i = 0; i < 14; i++) {
1544 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1545 "RF(%d)-Ch(%d) [CCK / HT40_1S / HT40_2S] = [0x%x / 0x%x / 0x%x]\n",
1546 rf_path, i,
1547 rtlefuse->txpwrlevel_cck[rf_path][i],
1548 rtlefuse->txpwrlevel_ht40_1s[rf_path][i],
1549 rtlefuse->txpwrlevel_ht40_2s[rf_path][i]);
1550 }
1551 }
1552
1553 for (i = 0; i < 3; i++) {
1554 if (!autoload_fail) {
1555 rtlefuse->eeprom_pwrlimit_ht40[i] =
1556 hwinfo[EEPROM_TXPWR_GROUP + i];
1557 rtlefuse->eeprom_pwrlimit_ht20[i] =
1558 hwinfo[EEPROM_TXPWR_GROUP + 3 + i];
1559 } else {
1560 rtlefuse->eeprom_pwrlimit_ht40[i] = 0;
1561 rtlefuse->eeprom_pwrlimit_ht20[i] = 0;
1562 }
1563 }
1564
1565 for (rf_path = 0; rf_path < 2; rf_path++) {
1566 for (i = 0; i < 14; i++) {
1567 index = rtl92c_get_chnl_group((u8)i);
1568
1569 if (rf_path == RF90_PATH_A) {
1570 rtlefuse->pwrgroup_ht20[rf_path][i] =
1571 (rtlefuse->eeprom_pwrlimit_ht20[index]
1572 & 0xf);
1573 rtlefuse->pwrgroup_ht40[rf_path][i] =
1574 (rtlefuse->eeprom_pwrlimit_ht40[index]
1575 & 0xf);
1576 } else if (rf_path == RF90_PATH_B) {
1577 rtlefuse->pwrgroup_ht20[rf_path][i] =
1578 ((rtlefuse->eeprom_pwrlimit_ht20[index]
1579 & 0xf0) >> 4);
1580 rtlefuse->pwrgroup_ht40[rf_path][i] =
1581 ((rtlefuse->eeprom_pwrlimit_ht40[index]
1582 & 0xf0) >> 4);
1583 }
1584
1585 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1586 "RF-%d pwrgroup_ht20[%d] = 0x%x\n",
1587 rf_path, i,
1588 rtlefuse->pwrgroup_ht20[rf_path][i]);
1589 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1590 "RF-%d pwrgroup_ht40[%d] = 0x%x\n",
1591 rf_path, i,
1592 rtlefuse->pwrgroup_ht40[rf_path][i]);
1593 }
1594 }
1595
1596 for (i = 0; i < 14; i++) {
1597 index = rtl92c_get_chnl_group((u8)i);
1598
1599 if (!autoload_fail)
1600 tempval = hwinfo[EEPROM_TXPOWERHT20DIFF + index];
1601 else
1602 tempval = EEPROM_DEFAULT_HT20_DIFF;
1603
1604 rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] = (tempval & 0xF);
1605 rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] =
1606 ((tempval >> 4) & 0xF);
1607
1608 if (rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] & BIT(3))
1609 rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] |= 0xF0;
1610
1611 if (rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] & BIT(3))
1612 rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] |= 0xF0;
1613
1614 index = rtl92c_get_chnl_group((u8)i);
1615
1616 if (!autoload_fail)
1617 tempval = hwinfo[EEPROM_TXPOWER_OFDMDIFF + index];
1618 else
1619 tempval = EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF;
1620
1621 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i] = (tempval & 0xF);
1622 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i] =
1623 ((tempval >> 4) & 0xF);
1624 }
1625
1626 rtlefuse->legacy_ht_txpowerdiff =
1627 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][7];
1628
1629 for (i = 0; i < 14; i++)
1630 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1631 "RF-A Ht20 to HT40 Diff[%d] = 0x%x\n",
1632 i, rtlefuse->txpwr_ht20diff[RF90_PATH_A][i]);
1633 for (i = 0; i < 14; i++)
1634 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1635 "RF-A Legacy to Ht40 Diff[%d] = 0x%x\n",
1636 i, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i]);
1637 for (i = 0; i < 14; i++)
1638 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1639 "RF-B Ht20 to HT40 Diff[%d] = 0x%x\n",
1640 i, rtlefuse->txpwr_ht20diff[RF90_PATH_B][i]);
1641 for (i = 0; i < 14; i++)
1642 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1643 "RF-B Legacy to HT40 Diff[%d] = 0x%x\n",
1644 i, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i]);
1645
1646 if (!autoload_fail)
1647 rtlefuse->eeprom_regulatory = (hwinfo[RF_OPTION1] & 0x7);
1648 else
1649 rtlefuse->eeprom_regulatory = 0;
1650 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1651 "eeprom_regulatory = 0x%x\n", rtlefuse->eeprom_regulatory);
1652
1653 if (!autoload_fail) {
1654 rtlefuse->eeprom_tssi[RF90_PATH_A] = hwinfo[EEPROM_TSSI_A];
1655 rtlefuse->eeprom_tssi[RF90_PATH_B] = hwinfo[EEPROM_TSSI_B];
1656 } else {
1657 rtlefuse->eeprom_tssi[RF90_PATH_A] = EEPROM_DEFAULT_TSSI;
1658 rtlefuse->eeprom_tssi[RF90_PATH_B] = EEPROM_DEFAULT_TSSI;
1659 }
1660 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER, "TSSI_A = 0x%x, TSSI_B = 0x%x\n",
1661 rtlefuse->eeprom_tssi[RF90_PATH_A],
1662 rtlefuse->eeprom_tssi[RF90_PATH_B]);
1663
1664 if (!autoload_fail)
1665 tempval = hwinfo[EEPROM_THERMAL_METER];
1666 else
1667 tempval = EEPROM_DEFAULT_THERMALMETER;
1668 rtlefuse->eeprom_thermalmeter = (tempval & 0x1f);
1669
1670 if (rtlefuse->eeprom_thermalmeter == 0x1f || autoload_fail)
1671 rtlefuse->apk_thermalmeterignore = true;
1672
1673 rtlefuse->thermalmeter[0] = rtlefuse->eeprom_thermalmeter;
1674 RTPRINT(rtlpriv, FINIT, INIT_TXPOWER,
1675 "thermalmeter = 0x%x\n", rtlefuse->eeprom_thermalmeter);
1676}
1677
1678static void _rtl92ce_read_adapter_info(struct ieee80211_hw *hw)
1679{
1680 struct rtl_priv *rtlpriv = rtl_priv(hw);
1681 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1682 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1683 u16 i, usvalue;
1684 u8 hwinfo[HWSET_MAX_SIZE];
1685 u16 eeprom_id;
1686
1687 if (rtlefuse->epromtype == EEPROM_BOOT_EFUSE) {
1688 rtl_efuse_shadow_map_update(hw);
1689
1690 memcpy((void *)hwinfo,
1691 (void *)&rtlefuse->efuse_map[EFUSE_INIT_MAP][0],
1692 HWSET_MAX_SIZE);
1693 } else if (rtlefuse->epromtype == EEPROM_93C46) {
1694 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1695 "RTL819X Not boot from eeprom, check it !!");
1696 }
1697
1698 RT_PRINT_DATA(rtlpriv, COMP_INIT, DBG_DMESG, "MAP",
1699 hwinfo, HWSET_MAX_SIZE);
1700
1701 eeprom_id = *((u16 *)&hwinfo[0]);
1702 if (eeprom_id != RTL8190_EEPROM_ID) {
1703 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
1704 "EEPROM ID(%#x) is invalid!!\n", eeprom_id);
1705 rtlefuse->autoload_failflag = true;
1706 } else {
1707 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Autoload OK\n");
1708 rtlefuse->autoload_failflag = false;
1709 }
1710
1711 if (rtlefuse->autoload_failflag)
1712 return;
1713
1714 rtlefuse->eeprom_vid = *(u16 *)&hwinfo[EEPROM_VID];
1715 rtlefuse->eeprom_did = *(u16 *)&hwinfo[EEPROM_DID];
1716 rtlefuse->eeprom_svid = *(u16 *)&hwinfo[EEPROM_SVID];
1717 rtlefuse->eeprom_smid = *(u16 *)&hwinfo[EEPROM_SMID];
1718 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1719 "EEPROMId = 0x%4x\n", eeprom_id);
1720 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1721 "EEPROM VID = 0x%4x\n", rtlefuse->eeprom_vid);
1722 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1723 "EEPROM DID = 0x%4x\n", rtlefuse->eeprom_did);
1724 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1725 "EEPROM SVID = 0x%4x\n", rtlefuse->eeprom_svid);
1726 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1727 "EEPROM SMID = 0x%4x\n", rtlefuse->eeprom_smid);
1728
1729 for (i = 0; i < 6; i += 2) {
1730 usvalue = *(u16 *)&hwinfo[EEPROM_MAC_ADDR + i];
1731 *((u16 *) (&rtlefuse->dev_addr[i])) = usvalue;
1732 }
1733
1734 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "%pM\n", rtlefuse->dev_addr);
1735
1736 _rtl92ce_read_txpower_info_from_hwpg(hw,
1737 rtlefuse->autoload_failflag,
1738 hwinfo);
1739
1740 rtl8192ce_read_bt_coexist_info_from_hwpg(hw,
1741 rtlefuse->autoload_failflag,
1742 hwinfo);
1743
1744 rtlefuse->eeprom_channelplan = *&hwinfo[EEPROM_CHANNELPLAN];
1745 rtlefuse->eeprom_version = *(u16 *)&hwinfo[EEPROM_VERSION];
1746 rtlefuse->txpwr_fromeprom = true;
1747 rtlefuse->eeprom_oemid = *&hwinfo[EEPROM_CUSTOMER_ID];
1748
1749 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1750 "EEPROM Customer ID: 0x%2x\n", rtlefuse->eeprom_oemid);
1751
1752
1753 rtlefuse->channel_plan = COUNTRY_CODE_WORLD_WIDE_13;
1754
1755 if (rtlhal->oem_id == RT_CID_DEFAULT) {
1756 switch (rtlefuse->eeprom_oemid) {
1757 case EEPROM_CID_DEFAULT:
1758 if (rtlefuse->eeprom_did == 0x8176) {
1759 if ((rtlefuse->eeprom_svid == 0x103C &&
1760 rtlefuse->eeprom_smid == 0x1629))
1761 rtlhal->oem_id = RT_CID_819X_HP;
1762 else
1763 rtlhal->oem_id = RT_CID_DEFAULT;
1764 } else {
1765 rtlhal->oem_id = RT_CID_DEFAULT;
1766 }
1767 break;
1768 case EEPROM_CID_TOSHIBA:
1769 rtlhal->oem_id = RT_CID_TOSHIBA;
1770 break;
1771 case EEPROM_CID_QMI:
1772 rtlhal->oem_id = RT_CID_819X_QMI;
1773 break;
1774 case EEPROM_CID_WHQL:
1775 default:
1776 rtlhal->oem_id = RT_CID_DEFAULT;
1777 break;
1778
1779 }
1780 }
1781
1782}
1783
1784static void _rtl92ce_hal_customized_behavior(struct ieee80211_hw *hw)
1785{
1786 struct rtl_priv *rtlpriv = rtl_priv(hw);
1787 struct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);
1788 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1789
1790 switch (rtlhal->oem_id) {
1791 case RT_CID_819X_HP:
1792 pcipriv->ledctl.led_opendrain = true;
1793 break;
1794 case RT_CID_819X_LENOVO:
1795 case RT_CID_DEFAULT:
1796 case RT_CID_TOSHIBA:
1797 case RT_CID_CCX:
1798 case RT_CID_819X_ACER:
1799 case RT_CID_WHQL:
1800 default:
1801 break;
1802 }
1803 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,
1804 "RT Customized ID: 0x%02X\n", rtlhal->oem_id);
1805}
1806
1807void rtl92ce_read_eeprom_info(struct ieee80211_hw *hw)
1808{
1809 struct rtl_priv *rtlpriv = rtl_priv(hw);
1810 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1811 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1812 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1813 u8 tmp_u1b;
1814
1815 rtlhal->version = _rtl92ce_read_chip_version(hw);
1816 if (get_rf_type(rtlphy) == RF_1T1R)
1817 rtlpriv->dm.rfpath_rxenable[0] = true;
1818 else
1819 rtlpriv->dm.rfpath_rxenable[0] =
1820 rtlpriv->dm.rfpath_rxenable[1] = true;
1821 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "VersionID = 0x%4x\n",
1822 rtlhal->version);
1823 tmp_u1b = rtl_read_byte(rtlpriv, REG_9346CR);
1824 if (tmp_u1b & BIT(4)) {
1825 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "Boot from EEPROM\n");
1826 rtlefuse->epromtype = EEPROM_93C46;
1827 } else {
1828 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "Boot from EFUSE\n");
1829 rtlefuse->epromtype = EEPROM_BOOT_EFUSE;
1830 }
1831 if (tmp_u1b & BIT(5)) {
1832 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Autoload OK\n");
1833 rtlefuse->autoload_failflag = false;
1834 _rtl92ce_read_adapter_info(hw);
1835 } else {
1836 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG, "Autoload ERR!!\n");
1837 }
1838 _rtl92ce_hal_customized_behavior(hw);
1839}
1840
1841static void rtl92ce_update_hal_rate_table(struct ieee80211_hw *hw,
1842 struct ieee80211_sta *sta)
1843{
1844 struct rtl_priv *rtlpriv = rtl_priv(hw);
1845 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
1846 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1847 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1848 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1849 u32 ratr_value;
1850 u8 ratr_index = 0;
1851 u8 nmode = mac->ht_enable;
1852 u16 shortgi_rate;
1853 u32 tmp_ratr_value;
1854 u8 curtxbw_40mhz = mac->bw_40;
1855 u8 curshortgi_40mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?
1856 1 : 0;
1857 u8 curshortgi_20mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?
1858 1 : 0;
1859 enum wireless_mode wirelessmode = mac->mode;
1860 u32 ratr_mask;
1861
1862 if (rtlhal->current_bandtype == BAND_ON_5G)
1863 ratr_value = sta->supp_rates[1] << 4;
1864 else
1865 ratr_value = sta->supp_rates[0];
1866 if (mac->opmode == NL80211_IFTYPE_ADHOC)
1867 ratr_value = 0xfff;
1868
1869 ratr_value |= (sta->ht_cap.mcs.rx_mask[1] << 20 |
1870 sta->ht_cap.mcs.rx_mask[0] << 12);
1871 switch (wirelessmode) {
1872 case WIRELESS_MODE_B:
1873 if (ratr_value & 0x0000000c)
1874 ratr_value &= 0x0000000d;
1875 else
1876 ratr_value &= 0x0000000f;
1877 break;
1878 case WIRELESS_MODE_G:
1879 ratr_value &= 0x00000FF5;
1880 break;
1881 case WIRELESS_MODE_N_24G:
1882 case WIRELESS_MODE_N_5G:
1883 nmode = 1;
1884 if (get_rf_type(rtlphy) == RF_1T2R ||
1885 get_rf_type(rtlphy) == RF_1T1R)
1886 ratr_mask = 0x000ff005;
1887 else
1888 ratr_mask = 0x0f0ff005;
1889
1890 ratr_value &= ratr_mask;
1891 break;
1892 default:
1893 if (rtlphy->rf_type == RF_1T2R)
1894 ratr_value &= 0x000ff0ff;
1895 else
1896 ratr_value &= 0x0f0ff0ff;
1897
1898 break;
1899 }
1900
1901 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
1902 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) &&
1903 (rtlpcipriv->bt_coexist.bt_cur_state) &&
1904 (rtlpcipriv->bt_coexist.bt_ant_isolation) &&
1905 ((rtlpcipriv->bt_coexist.bt_service == BT_SCO) ||
1906 (rtlpcipriv->bt_coexist.bt_service == BT_BUSY)))
1907 ratr_value &= 0x0fffcfc0;
1908 else
1909 ratr_value &= 0x0FFFFFFF;
1910
1911 if (nmode && ((curtxbw_40mhz &&
1912 curshortgi_40mhz) || (!curtxbw_40mhz &&
1913 curshortgi_20mhz))) {
1914
1915 ratr_value |= 0x10000000;
1916 tmp_ratr_value = (ratr_value >> 12);
1917
1918 for (shortgi_rate = 15; shortgi_rate > 0; shortgi_rate--) {
1919 if ((1 << shortgi_rate) & tmp_ratr_value)
1920 break;
1921 }
1922
1923 shortgi_rate = (shortgi_rate << 12) | (shortgi_rate << 8) |
1924 (shortgi_rate << 4) | (shortgi_rate);
1925 }
1926
1927 rtl_write_dword(rtlpriv, REG_ARFR0 + ratr_index * 4, ratr_value);
1928
1929 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG, "%x\n",
1930 rtl_read_dword(rtlpriv, REG_ARFR0));
1931}
1932
1933static void rtl92ce_update_hal_rate_mask(struct ieee80211_hw *hw,
1934 struct ieee80211_sta *sta, u8 rssi_level)
1935{
1936 struct rtl_priv *rtlpriv = rtl_priv(hw);
1937 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1938 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1939 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1940 struct rtl_sta_info *sta_entry = NULL;
1941 u32 ratr_bitmap;
1942 u8 ratr_index;
1943 u8 curtxbw_40mhz = (sta->ht_cap.cap &
1944 IEEE80211_HT_CAP_SUP_WIDTH_20_40) ? 1 : 0;
1945 u8 curshortgi_40mhz = (sta->ht_cap.cap &
1946 IEEE80211_HT_CAP_SGI_40) ? 1 : 0;
1947 u8 curshortgi_20mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?
1948 1 : 0;
1949 enum wireless_mode wirelessmode = 0;
1950 bool shortgi = false;
1951 u8 rate_mask[5];
1952 u8 macid = 0;
1953
1954 sta_entry = (struct rtl_sta_info *) sta->drv_priv;
1955 wirelessmode = sta_entry->wireless_mode;
1956 if (mac->opmode == NL80211_IFTYPE_STATION ||
1957 mac->opmode == NL80211_IFTYPE_MESH_POINT)
1958 curtxbw_40mhz = mac->bw_40;
1959 else if (mac->opmode == NL80211_IFTYPE_AP ||
1960 mac->opmode == NL80211_IFTYPE_ADHOC)
1961 macid = sta->aid + 1;
1962
1963 if (rtlhal->current_bandtype == BAND_ON_5G)
1964 ratr_bitmap = sta->supp_rates[1] << 4;
1965 else
1966 ratr_bitmap = sta->supp_rates[0];
1967 if (mac->opmode == NL80211_IFTYPE_ADHOC)
1968 ratr_bitmap = 0xfff;
1969 ratr_bitmap |= (sta->ht_cap.mcs.rx_mask[1] << 20 |
1970 sta->ht_cap.mcs.rx_mask[0] << 12);
1971 switch (wirelessmode) {
1972 case WIRELESS_MODE_B:
1973 ratr_index = RATR_INX_WIRELESS_B;
1974 if (ratr_bitmap & 0x0000000c)
1975 ratr_bitmap &= 0x0000000d;
1976 else
1977 ratr_bitmap &= 0x0000000f;
1978 break;
1979 case WIRELESS_MODE_G:
1980 ratr_index = RATR_INX_WIRELESS_GB;
1981
1982 if (rssi_level == 1)
1983 ratr_bitmap &= 0x00000f00;
1984 else if (rssi_level == 2)
1985 ratr_bitmap &= 0x00000ff0;
1986 else
1987 ratr_bitmap &= 0x00000ff5;
1988 break;
1989 case WIRELESS_MODE_A:
1990 ratr_index = RATR_INX_WIRELESS_A;
1991 ratr_bitmap &= 0x00000ff0;
1992 break;
1993 case WIRELESS_MODE_N_24G:
1994 case WIRELESS_MODE_N_5G:
1995 ratr_index = RATR_INX_WIRELESS_NGB;
1996
1997 if (rtlphy->rf_type == RF_1T2R ||
1998 rtlphy->rf_type == RF_1T1R) {
1999 if (curtxbw_40mhz) {
2000 if (rssi_level == 1)
2001 ratr_bitmap &= 0x000f0000;
2002 else if (rssi_level == 2)
2003 ratr_bitmap &= 0x000ff000;
2004 else
2005 ratr_bitmap &= 0x000ff015;
2006 } else {
2007 if (rssi_level == 1)
2008 ratr_bitmap &= 0x000f0000;
2009 else if (rssi_level == 2)
2010 ratr_bitmap &= 0x000ff000;
2011 else
2012 ratr_bitmap &= 0x000ff005;
2013 }
2014 } else {
2015 if (curtxbw_40mhz) {
2016 if (rssi_level == 1)
2017 ratr_bitmap &= 0x0f0f0000;
2018 else if (rssi_level == 2)
2019 ratr_bitmap &= 0x0f0ff000;
2020 else
2021 ratr_bitmap &= 0x0f0ff015;
2022 } else {
2023 if (rssi_level == 1)
2024 ratr_bitmap &= 0x0f0f0000;
2025 else if (rssi_level == 2)
2026 ratr_bitmap &= 0x0f0ff000;
2027 else
2028 ratr_bitmap &= 0x0f0ff005;
2029 }
2030 }
2031
2032 if ((curtxbw_40mhz && curshortgi_40mhz) ||
2033 (!curtxbw_40mhz && curshortgi_20mhz)) {
2034
2035 if (macid == 0)
2036 shortgi = true;
2037 else if (macid == 1)
2038 shortgi = false;
2039 }
2040 break;
2041 default:
2042 ratr_index = RATR_INX_WIRELESS_NGB;
2043
2044 if (rtlphy->rf_type == RF_1T2R)
2045 ratr_bitmap &= 0x000ff0ff;
2046 else
2047 ratr_bitmap &= 0x0f0ff0ff;
2048 break;
2049 }
2050 sta_entry->ratr_index = ratr_index;
2051
2052 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG,
2053 "ratr_bitmap :%x\n", ratr_bitmap);
2054 *(u32 *)&rate_mask = (ratr_bitmap & 0x0fffffff) |
2055 (ratr_index << 28);
2056 rate_mask[4] = macid | (shortgi ? 0x20 : 0x00) | 0x80;
2057 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG,
2058 "Rate_index:%x, ratr_val:%x, %5phC\n",
2059 ratr_index, ratr_bitmap, rate_mask);
2060 rtl92c_fill_h2c_cmd(hw, H2C_RA_MASK, 5, rate_mask);
2061}
2062
2063void rtl92ce_update_hal_rate_tbl(struct ieee80211_hw *hw,
2064 struct ieee80211_sta *sta, u8 rssi_level)
2065{
2066 struct rtl_priv *rtlpriv = rtl_priv(hw);
2067
2068 if (rtlpriv->dm.useramask)
2069 rtl92ce_update_hal_rate_mask(hw, sta, rssi_level);
2070 else
2071 rtl92ce_update_hal_rate_table(hw, sta);
2072}
2073
2074void rtl92ce_update_channel_access_setting(struct ieee80211_hw *hw)
2075{
2076 struct rtl_priv *rtlpriv = rtl_priv(hw);
2077 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
2078 u16 sifs_timer;
2079
2080 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SLOT_TIME,
2081 &mac->slot_time);
2082 if (!mac->ht_enable)
2083 sifs_timer = 0x0a0a;
2084 else
2085 sifs_timer = 0x1010;
2086 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SIFS, (u8 *)&sifs_timer);
2087}
2088
2089bool rtl92ce_gpio_radio_on_off_checking(struct ieee80211_hw *hw, u8 *valid)
2090{
2091 struct rtl_priv *rtlpriv = rtl_priv(hw);
2092 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
2093 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
2094 enum rf_pwrstate e_rfpowerstate_toset;
2095 u8 u1tmp;
2096 bool actuallyset = false;
2097 unsigned long flag;
2098
2099 if (rtlpci->being_init_adapter)
2100 return false;
2101
2102 if (ppsc->swrf_processing)
2103 return false;
2104
2105 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
2106 if (ppsc->rfchange_inprogress) {
2107 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2108 return false;
2109 } else {
2110 ppsc->rfchange_inprogress = true;
2111 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2112 }
2113
2114 rtl_write_byte(rtlpriv, REG_MAC_PINMUX_CFG, rtl_read_byte(rtlpriv,
2115 REG_MAC_PINMUX_CFG)&~(BIT(3)));
2116
2117 u1tmp = rtl_read_byte(rtlpriv, REG_GPIO_IO_SEL);
2118 e_rfpowerstate_toset = (u1tmp & BIT(3)) ? ERFON : ERFOFF;
2119
2120 if ((ppsc->hwradiooff) && (e_rfpowerstate_toset == ERFON)) {
2121 RT_TRACE(rtlpriv, COMP_RF, DBG_DMESG,
2122 "GPIOChangeRF - HW Radio ON, RF ON\n");
2123
2124 e_rfpowerstate_toset = ERFON;
2125 ppsc->hwradiooff = false;
2126 actuallyset = true;
2127 } else if (!ppsc->hwradiooff && (e_rfpowerstate_toset == ERFOFF)) {
2128 RT_TRACE(rtlpriv, COMP_RF, DBG_DMESG,
2129 "GPIOChangeRF - HW Radio OFF, RF OFF\n");
2130
2131 e_rfpowerstate_toset = ERFOFF;
2132 ppsc->hwradiooff = true;
2133 actuallyset = true;
2134 }
2135
2136 if (actuallyset) {
2137 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
2138 ppsc->rfchange_inprogress = false;
2139 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2140 } else {
2141 if (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC)
2142 RT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);
2143
2144 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
2145 ppsc->rfchange_inprogress = false;
2146 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2147 }
2148
2149 *valid = 1;
2150 return !ppsc->hwradiooff;
2151
2152}
2153
2154void rtl92ce_set_key(struct ieee80211_hw *hw, u32 key_index,
2155 u8 *p_macaddr, bool is_group, u8 enc_algo,
2156 bool is_wepkey, bool clear_all)
2157{
2158 struct rtl_priv *rtlpriv = rtl_priv(hw);
2159 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
2160 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
2161 u8 *macaddr = p_macaddr;
2162 u32 entry_id = 0;
2163 bool is_pairwise = false;
2164
2165 static u8 cam_const_addr[4][6] = {
2166 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
2167 {0x00, 0x00, 0x00, 0x00, 0x00, 0x01},
2168 {0x00, 0x00, 0x00, 0x00, 0x00, 0x02},
2169 {0x00, 0x00, 0x00, 0x00, 0x00, 0x03}
2170 };
2171 static u8 cam_const_broad[] = {
2172 0xff, 0xff, 0xff, 0xff, 0xff, 0xff
2173 };
2174
2175 if (clear_all) {
2176 u8 idx = 0;
2177 u8 cam_offset = 0;
2178 u8 clear_number = 5;
2179
2180 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG, "clear_all\n");
2181
2182 for (idx = 0; idx < clear_number; idx++) {
2183 rtl_cam_mark_invalid(hw, cam_offset + idx);
2184 rtl_cam_empty_entry(hw, cam_offset + idx);
2185
2186 if (idx < 5) {
2187 memset(rtlpriv->sec.key_buf[idx], 0,
2188 MAX_KEY_LEN);
2189 rtlpriv->sec.key_len[idx] = 0;
2190 }
2191 }
2192
2193 } else {
2194 switch (enc_algo) {
2195 case WEP40_ENCRYPTION:
2196 enc_algo = CAM_WEP40;
2197 break;
2198 case WEP104_ENCRYPTION:
2199 enc_algo = CAM_WEP104;
2200 break;
2201 case TKIP_ENCRYPTION:
2202 enc_algo = CAM_TKIP;
2203 break;
2204 case AESCCMP_ENCRYPTION:
2205 enc_algo = CAM_AES;
2206 break;
2207 default:
2208 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
2209 "switch case not processed\n");
2210 enc_algo = CAM_TKIP;
2211 break;
2212 }
2213
2214 if (is_wepkey || rtlpriv->sec.use_defaultkey) {
2215 macaddr = cam_const_addr[key_index];
2216 entry_id = key_index;
2217 } else {
2218 if (is_group) {
2219 macaddr = cam_const_broad;
2220 entry_id = key_index;
2221 } else {
2222 if (mac->opmode == NL80211_IFTYPE_AP ||
2223 mac->opmode == NL80211_IFTYPE_MESH_POINT) {
2224 entry_id = rtl_cam_get_free_entry(hw,
2225 p_macaddr);
2226 if (entry_id >= TOTAL_CAM_ENTRY) {
2227 RT_TRACE(rtlpriv, COMP_SEC,
2228 DBG_EMERG,
2229 "Can not find free hw security cam entry\n");
2230 return;
2231 }
2232 } else {
2233 entry_id = CAM_PAIRWISE_KEY_POSITION;
2234 }
2235
2236 key_index = PAIRWISE_KEYIDX;
2237 is_pairwise = true;
2238 }
2239 }
2240
2241 if (rtlpriv->sec.key_len[key_index] == 0) {
2242 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2243 "delete one entry, entry_id is %d\n",
2244 entry_id);
2245 if (mac->opmode == NL80211_IFTYPE_AP ||
2246 mac->opmode == NL80211_IFTYPE_MESH_POINT)
2247 rtl_cam_del_entry(hw, p_macaddr);
2248 rtl_cam_delete_one_entry(hw, p_macaddr, entry_id);
2249 } else {
2250 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
2251 "The insert KEY length is %d\n",
2252 rtlpriv->sec.key_len[PAIRWISE_KEYIDX]);
2253 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
2254 "The insert KEY is %x %x\n",
2255 rtlpriv->sec.key_buf[0][0],
2256 rtlpriv->sec.key_buf[0][1]);
2257
2258 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2259 "add one entry\n");
2260 if (is_pairwise) {
2261 RT_PRINT_DATA(rtlpriv, COMP_SEC, DBG_LOUD,
2262 "Pairwise Key content",
2263 rtlpriv->sec.pairwise_key,
2264 rtlpriv->sec.
2265 key_len[PAIRWISE_KEYIDX]);
2266
2267 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2268 "set Pairwise key\n");
2269
2270 rtl_cam_add_one_entry(hw, macaddr, key_index,
2271 entry_id, enc_algo,
2272 CAM_CONFIG_NO_USEDK,
2273 rtlpriv->sec.
2274 key_buf[key_index]);
2275 } else {
2276 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2277 "set group key\n");
2278
2279 if (mac->opmode == NL80211_IFTYPE_ADHOC) {
2280 rtl_cam_add_one_entry(hw,
2281 rtlefuse->dev_addr,
2282 PAIRWISE_KEYIDX,
2283 CAM_PAIRWISE_KEY_POSITION,
2284 enc_algo,
2285 CAM_CONFIG_NO_USEDK,
2286 rtlpriv->sec.key_buf
2287 [entry_id]);
2288 }
2289
2290 rtl_cam_add_one_entry(hw, macaddr, key_index,
2291 entry_id, enc_algo,
2292 CAM_CONFIG_NO_USEDK,
2293 rtlpriv->sec.key_buf[entry_id]);
2294 }
2295
2296 }
2297 }
2298}
2299
2300static void rtl8192ce_bt_var_init(struct ieee80211_hw *hw)
2301{
2302 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2303
2304 rtlpcipriv->bt_coexist.bt_coexistence =
2305 rtlpcipriv->bt_coexist.eeprom_bt_coexist;
2306 rtlpcipriv->bt_coexist.bt_ant_num =
2307 rtlpcipriv->bt_coexist.eeprom_bt_ant_num;
2308 rtlpcipriv->bt_coexist.bt_coexist_type =
2309 rtlpcipriv->bt_coexist.eeprom_bt_type;
2310
2311 if (rtlpcipriv->bt_coexist.reg_bt_iso == 2)
2312 rtlpcipriv->bt_coexist.bt_ant_isolation =
2313 rtlpcipriv->bt_coexist.eeprom_bt_ant_isol;
2314 else
2315 rtlpcipriv->bt_coexist.bt_ant_isolation =
2316 rtlpcipriv->bt_coexist.reg_bt_iso;
2317
2318 rtlpcipriv->bt_coexist.bt_radio_shared_type =
2319 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared;
2320
2321 if (rtlpcipriv->bt_coexist.bt_coexistence) {
2322
2323 if (rtlpcipriv->bt_coexist.reg_bt_sco == 1)
2324 rtlpcipriv->bt_coexist.bt_service = BT_OTHER_ACTION;
2325 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 2)
2326 rtlpcipriv->bt_coexist.bt_service = BT_SCO;
2327 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 4)
2328 rtlpcipriv->bt_coexist.bt_service = BT_BUSY;
2329 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 5)
2330 rtlpcipriv->bt_coexist.bt_service = BT_OTHERBUSY;
2331 else
2332 rtlpcipriv->bt_coexist.bt_service = BT_IDLE;
2333
2334 rtlpcipriv->bt_coexist.bt_edca_ul = 0;
2335 rtlpcipriv->bt_coexist.bt_edca_dl = 0;
2336 rtlpcipriv->bt_coexist.bt_rssi_state = 0xff;
2337 }
2338}
2339
2340void rtl8192ce_read_bt_coexist_info_from_hwpg(struct ieee80211_hw *hw,
2341 bool auto_load_fail, u8 *hwinfo)
2342{
2343 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2344 u8 val;
2345
2346 if (!auto_load_fail) {
2347 rtlpcipriv->bt_coexist.eeprom_bt_coexist =
2348 ((hwinfo[RF_OPTION1] & 0xe0) >> 5);
2349 val = hwinfo[RF_OPTION4];
2350 rtlpcipriv->bt_coexist.eeprom_bt_type = ((val & 0xe) >> 1);
2351 rtlpcipriv->bt_coexist.eeprom_bt_ant_num = (val & 0x1);
2352 rtlpcipriv->bt_coexist.eeprom_bt_ant_isol = ((val & 0x10) >> 4);
2353 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared =
2354 ((val & 0x20) >> 5);
2355 } else {
2356 rtlpcipriv->bt_coexist.eeprom_bt_coexist = 0;
2357 rtlpcipriv->bt_coexist.eeprom_bt_type = BT_2WIRE;
2358 rtlpcipriv->bt_coexist.eeprom_bt_ant_num = ANT_X2;
2359 rtlpcipriv->bt_coexist.eeprom_bt_ant_isol = 0;
2360 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared = BT_RADIO_SHARED;
2361 }
2362
2363 rtl8192ce_bt_var_init(hw);
2364}
2365
2366void rtl8192ce_bt_reg_init(struct ieee80211_hw *hw)
2367{
2368 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2369
2370
2371 rtlpcipriv->bt_coexist.reg_bt_iso = 2;
2372
2373 rtlpcipriv->bt_coexist.reg_bt_sco = 3;
2374
2375 rtlpcipriv->bt_coexist.reg_bt_sco = 0;
2376}
2377
2378
2379void rtl8192ce_bt_hw_init(struct ieee80211_hw *hw)
2380{
2381 struct rtl_priv *rtlpriv = rtl_priv(hw);
2382 struct rtl_phy *rtlphy = &(rtlpriv->phy);
2383 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2384
2385 u8 u1_tmp;
2386
2387 if (rtlpcipriv->bt_coexist.bt_coexistence &&
2388 ((rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) ||
2389 rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC8)) {
2390
2391 if (rtlpcipriv->bt_coexist.bt_ant_isolation)
2392 rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);
2393
2394 u1_tmp = rtl_read_byte(rtlpriv, 0x4fd) &
2395 BIT_OFFSET_LEN_MASK_32(0, 1);
2396 u1_tmp = u1_tmp |
2397 ((rtlpcipriv->bt_coexist.bt_ant_isolation == 1) ?
2398 0 : BIT_OFFSET_LEN_MASK_32(1, 1)) |
2399 ((rtlpcipriv->bt_coexist.bt_service == BT_SCO) ?
2400 0 : BIT_OFFSET_LEN_MASK_32(2, 1));
2401 rtl_write_byte(rtlpriv, 0x4fd, u1_tmp);
2402
2403 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+4, 0xaaaa9aaa);
2404 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+8, 0xffbd0040);
2405 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+0xc, 0x40000010);
2406
2407
2408 if (rtlphy->rf_type == RF_1T1R) {
2409 u1_tmp = rtl_read_byte(rtlpriv, ROFDM0_TRXPATHENABLE);
2410 u1_tmp &= ~(BIT_OFFSET_LEN_MASK_32(1, 1));
2411 rtl_write_byte(rtlpriv, ROFDM0_TRXPATHENABLE, u1_tmp);
2412
2413 u1_tmp = rtl_read_byte(rtlpriv, ROFDM1_TRXPATHENABLE);
2414 u1_tmp &= ~(BIT_OFFSET_LEN_MASK_32(1, 1));
2415 rtl_write_byte(rtlpriv, ROFDM1_TRXPATHENABLE, u1_tmp);
2416 }
2417 }
2418}
2419
2420void rtl92ce_suspend(struct ieee80211_hw *hw)
2421{
2422}
2423
2424void rtl92ce_resume(struct ieee80211_hw *hw)
2425{
2426}
2427
