1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33#include <linux/kernel.h>
34#include <linux/init.h>
35#include <linux/types.h>
36#include <linux/pci.h>
37#include <linux/spinlock.h>
38#include <linux/slab.h>
39#include <linux/blkdev.h>
40#include <linux/completion.h>
41#include <linux/mm.h>
42#include <scsi/scsi_host.h>
43
44#include "aacraid.h"
45
46static void aac_define_int_mode(struct aac_dev *dev);
47
48struct aac_common aac_config = {
49 .irq_mod = 1
50};
51
52static int aac_alloc_comm(struct aac_dev *dev, void **commaddr, unsigned long commsize, unsigned long commalign)
53{
54 unsigned char *base;
55 unsigned long size, align;
56 const unsigned long fibsize = dev->max_fib_size;
57 const unsigned long printfbufsiz = 256;
58 unsigned long host_rrq_size = 0;
59 struct aac_init *init;
60 dma_addr_t phys;
61 unsigned long aac_max_hostphysmempages;
62
63 if (dev->comm_interface == AAC_COMM_MESSAGE_TYPE1 ||
64 dev->comm_interface == AAC_COMM_MESSAGE_TYPE2)
65 host_rrq_size = (dev->scsi_host_ptr->can_queue
66 + AAC_NUM_MGT_FIB) * sizeof(u32);
67 size = fibsize + sizeof(struct aac_init) + commsize +
68 commalign + printfbufsiz + host_rrq_size;
69
70 base = pci_alloc_consistent(dev->pdev, size, &phys);
71
72 if(base == NULL)
73 {
74 printk(KERN_ERR "aacraid: unable to create mapping.\n");
75 return 0;
76 }
77 dev->comm_addr = (void *)base;
78 dev->comm_phys = phys;
79 dev->comm_size = size;
80
81 if (dev->comm_interface == AAC_COMM_MESSAGE_TYPE1 ||
82 dev->comm_interface == AAC_COMM_MESSAGE_TYPE2) {
83 dev->host_rrq = (u32 *)(base + fibsize);
84 dev->host_rrq_pa = phys + fibsize;
85 memset(dev->host_rrq, 0, host_rrq_size);
86 }
87
88 dev->init = (struct aac_init *)(base + fibsize + host_rrq_size);
89 dev->init_pa = phys + fibsize + host_rrq_size;
90
91 init = dev->init;
92
93 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION);
94 if (dev->max_fib_size != sizeof(struct hw_fib))
95 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION_4);
96 init->Sa_MSIXVectors = cpu_to_le32(Sa_MINIPORT_REVISION);
97 init->fsrev = cpu_to_le32(dev->fsrev);
98
99
100
101
102
103 dev->aif_base_va = (struct hw_fib *)base;
104
105 init->AdapterFibsVirtualAddress = 0;
106 init->AdapterFibsPhysicalAddress = cpu_to_le32((u32)phys);
107 init->AdapterFibsSize = cpu_to_le32(fibsize);
108 init->AdapterFibAlign = cpu_to_le32(sizeof(struct hw_fib));
109
110
111
112
113
114
115
116 aac_max_hostphysmempages = dma_get_required_mask(&dev->pdev->dev) >> 12;
117 if (aac_max_hostphysmempages < AAC_MAX_HOSTPHYSMEMPAGES)
118 init->HostPhysMemPages = cpu_to_le32(aac_max_hostphysmempages);
119 else
120 init->HostPhysMemPages = cpu_to_le32(AAC_MAX_HOSTPHYSMEMPAGES);
121
122 init->InitFlags = cpu_to_le32(INITFLAGS_DRIVER_USES_UTC_TIME |
123 INITFLAGS_DRIVER_SUPPORTS_PM);
124 init->MaxIoCommands = cpu_to_le32(dev->scsi_host_ptr->can_queue + AAC_NUM_MGT_FIB);
125 init->MaxIoSize = cpu_to_le32(dev->scsi_host_ptr->max_sectors << 9);
126 init->MaxFibSize = cpu_to_le32(dev->max_fib_size);
127 init->MaxNumAif = cpu_to_le32(dev->max_num_aif);
128
129 if (dev->comm_interface == AAC_COMM_MESSAGE) {
130 init->InitFlags |= cpu_to_le32(INITFLAGS_NEW_COMM_SUPPORTED);
131 dprintk((KERN_WARNING"aacraid: New Comm Interface enabled\n"));
132 } else if (dev->comm_interface == AAC_COMM_MESSAGE_TYPE1) {
133 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION_6);
134 init->InitFlags |= cpu_to_le32(INITFLAGS_NEW_COMM_SUPPORTED |
135 INITFLAGS_NEW_COMM_TYPE1_SUPPORTED | INITFLAGS_FAST_JBOD_SUPPORTED);
136 init->HostRRQ_AddrHigh = cpu_to_le32((u32)((u64)dev->host_rrq_pa >> 32));
137 init->HostRRQ_AddrLow = cpu_to_le32((u32)(dev->host_rrq_pa & 0xffffffff));
138 dprintk((KERN_WARNING"aacraid: New Comm Interface type1 enabled\n"));
139 } else if (dev->comm_interface == AAC_COMM_MESSAGE_TYPE2) {
140 init->InitStructRevision = cpu_to_le32(ADAPTER_INIT_STRUCT_REVISION_7);
141 init->InitFlags |= cpu_to_le32(INITFLAGS_NEW_COMM_SUPPORTED |
142 INITFLAGS_NEW_COMM_TYPE2_SUPPORTED | INITFLAGS_FAST_JBOD_SUPPORTED);
143 init->HostRRQ_AddrHigh = cpu_to_le32((u32)((u64)dev->host_rrq_pa >> 32));
144 init->HostRRQ_AddrLow = cpu_to_le32((u32)(dev->host_rrq_pa & 0xffffffff));
145
146 init->Sa_MSIXVectors = cpu_to_le32(dev->max_msix);
147 dprintk((KERN_WARNING"aacraid: New Comm Interface type2 enabled\n"));
148 }
149
150
151
152
153 base = base + fibsize + host_rrq_size + sizeof(struct aac_init);
154 phys = (dma_addr_t)((ulong)phys + fibsize + host_rrq_size +
155 sizeof(struct aac_init));
156
157
158
159
160 align = (commalign - ((uintptr_t)(base) & (commalign - 1)));
161 base = base + align;
162 phys = phys + align;
163
164
165
166 *commaddr = base;
167 init->CommHeaderAddress = cpu_to_le32((u32)phys);
168
169
170
171 base = base + commsize;
172 phys = phys + commsize;
173
174
175
176 dev->printfbuf = (void *)base;
177 init->printfbuf = cpu_to_le32(phys);
178 init->printfbufsiz = cpu_to_le32(printfbufsiz);
179 memset(base, 0, printfbufsiz);
180 return 1;
181}
182
183static void aac_queue_init(struct aac_dev * dev, struct aac_queue * q, u32 *mem, int qsize)
184{
185 atomic_set(&q->numpending, 0);
186 q->dev = dev;
187 init_waitqueue_head(&q->cmdready);
188 INIT_LIST_HEAD(&q->cmdq);
189 init_waitqueue_head(&q->qfull);
190 spin_lock_init(&q->lockdata);
191 q->lock = &q->lockdata;
192 q->headers.producer = (__le32 *)mem;
193 q->headers.consumer = (__le32 *)(mem+1);
194 *(q->headers.producer) = cpu_to_le32(qsize);
195 *(q->headers.consumer) = cpu_to_le32(qsize);
196 q->entries = qsize;
197}
198
199
200
201
202
203
204
205
206int aac_send_shutdown(struct aac_dev * dev)
207{
208 struct fib * fibctx;
209 struct aac_close *cmd;
210 int status;
211
212 fibctx = aac_fib_alloc(dev);
213 if (!fibctx)
214 return -ENOMEM;
215 aac_fib_init(fibctx);
216
217 cmd = (struct aac_close *) fib_data(fibctx);
218
219 cmd->command = cpu_to_le32(VM_CloseAll);
220 cmd->cid = cpu_to_le32(0xfffffffe);
221
222 status = aac_fib_send(ContainerCommand,
223 fibctx,
224 sizeof(struct aac_close),
225 FsaNormal,
226 -2 , 1,
227 NULL, NULL);
228
229 if (status >= 0)
230 aac_fib_complete(fibctx);
231
232 if (status != -ERESTARTSYS)
233 aac_fib_free(fibctx);
234 dev->adapter_shutdown = 1;
235 if ((dev->pdev->device == PMC_DEVICE_S7 ||
236 dev->pdev->device == PMC_DEVICE_S8 ||
237 dev->pdev->device == PMC_DEVICE_S9) &&
238 dev->msi_enabled)
239 aac_src_access_devreg(dev, AAC_ENABLE_INTX);
240 return status;
241}
242
243
244
245
246
247
248
249
250
251
252
253
254static int aac_comm_init(struct aac_dev * dev)
255{
256 unsigned long hdrsize = (sizeof(u32) * NUMBER_OF_COMM_QUEUES) * 2;
257 unsigned long queuesize = sizeof(struct aac_entry) * TOTAL_QUEUE_ENTRIES;
258 u32 *headers;
259 struct aac_entry * queues;
260 unsigned long size;
261 struct aac_queue_block * comm = dev->queues;
262
263
264
265
266
267
268 spin_lock_init(&dev->fib_lock);
269
270
271
272
273
274
275 size = hdrsize + queuesize;
276
277 if (!aac_alloc_comm(dev, (void * *)&headers, size, QUEUE_ALIGNMENT))
278 return -ENOMEM;
279
280 queues = (struct aac_entry *)(((ulong)headers) + hdrsize);
281
282
283 comm->queue[HostNormCmdQueue].base = queues;
284 aac_queue_init(dev, &comm->queue[HostNormCmdQueue], headers, HOST_NORM_CMD_ENTRIES);
285 queues += HOST_NORM_CMD_ENTRIES;
286 headers += 2;
287
288
289 comm->queue[HostHighCmdQueue].base = queues;
290 aac_queue_init(dev, &comm->queue[HostHighCmdQueue], headers, HOST_HIGH_CMD_ENTRIES);
291
292 queues += HOST_HIGH_CMD_ENTRIES;
293 headers +=2;
294
295
296 comm->queue[AdapNormCmdQueue].base = queues;
297 aac_queue_init(dev, &comm->queue[AdapNormCmdQueue], headers, ADAP_NORM_CMD_ENTRIES);
298
299 queues += ADAP_NORM_CMD_ENTRIES;
300 headers += 2;
301
302
303 comm->queue[AdapHighCmdQueue].base = queues;
304 aac_queue_init(dev, &comm->queue[AdapHighCmdQueue], headers, ADAP_HIGH_CMD_ENTRIES);
305
306 queues += ADAP_HIGH_CMD_ENTRIES;
307 headers += 2;
308
309
310 comm->queue[HostNormRespQueue].base = queues;
311 aac_queue_init(dev, &comm->queue[HostNormRespQueue], headers, HOST_NORM_RESP_ENTRIES);
312 queues += HOST_NORM_RESP_ENTRIES;
313 headers += 2;
314
315
316 comm->queue[HostHighRespQueue].base = queues;
317 aac_queue_init(dev, &comm->queue[HostHighRespQueue], headers, HOST_HIGH_RESP_ENTRIES);
318
319 queues += HOST_HIGH_RESP_ENTRIES;
320 headers += 2;
321
322
323 comm->queue[AdapNormRespQueue].base = queues;
324 aac_queue_init(dev, &comm->queue[AdapNormRespQueue], headers, ADAP_NORM_RESP_ENTRIES);
325
326 queues += ADAP_NORM_RESP_ENTRIES;
327 headers += 2;
328
329
330 comm->queue[AdapHighRespQueue].base = queues;
331 aac_queue_init(dev, &comm->queue[AdapHighRespQueue], headers, ADAP_HIGH_RESP_ENTRIES);
332
333 comm->queue[AdapNormCmdQueue].lock = comm->queue[HostNormRespQueue].lock;
334 comm->queue[AdapHighCmdQueue].lock = comm->queue[HostHighRespQueue].lock;
335 comm->queue[AdapNormRespQueue].lock = comm->queue[HostNormCmdQueue].lock;
336 comm->queue[AdapHighRespQueue].lock = comm->queue[HostHighCmdQueue].lock;
337
338 return 0;
339}
340
341struct aac_dev *aac_init_adapter(struct aac_dev *dev)
342{
343 u32 status[5];
344 struct Scsi_Host * host = dev->scsi_host_ptr;
345 extern int aac_sync_mode;
346
347
348
349
350 dev->management_fib_count = 0;
351 spin_lock_init(&dev->manage_lock);
352 spin_lock_init(&dev->sync_lock);
353 dev->max_fib_size = sizeof(struct hw_fib);
354 dev->sg_tablesize = host->sg_tablesize = (dev->max_fib_size
355 - sizeof(struct aac_fibhdr)
356 - sizeof(struct aac_write) + sizeof(struct sgentry))
357 / sizeof(struct sgentry);
358 dev->comm_interface = AAC_COMM_PRODUCER;
359 dev->raw_io_interface = dev->raw_io_64 = 0;
360
361 if ((!aac_adapter_sync_cmd(dev, GET_ADAPTER_PROPERTIES,
362 0, 0, 0, 0, 0, 0,
363 status+0, status+1, status+2, status+3, NULL)) &&
364 (status[0] == 0x00000001)) {
365 dev->doorbell_mask = status[3];
366 if (status[1] & le32_to_cpu(AAC_OPT_NEW_COMM_64))
367 dev->raw_io_64 = 1;
368 dev->sync_mode = aac_sync_mode;
369 if (dev->a_ops.adapter_comm &&
370 (status[1] & le32_to_cpu(AAC_OPT_NEW_COMM))) {
371 dev->comm_interface = AAC_COMM_MESSAGE;
372 dev->raw_io_interface = 1;
373 if ((status[1] & le32_to_cpu(AAC_OPT_NEW_COMM_TYPE1))) {
374
375 dev->comm_interface = AAC_COMM_MESSAGE_TYPE1;
376 } else if ((status[1] & le32_to_cpu(AAC_OPT_NEW_COMM_TYPE2))) {
377
378 dev->comm_interface = AAC_COMM_MESSAGE_TYPE2;
379 } else if ((status[1] & le32_to_cpu(AAC_OPT_NEW_COMM_TYPE4)) ||
380 (status[1] & le32_to_cpu(AAC_OPT_NEW_COMM_TYPE3))) {
381
382
383 dev->comm_interface = AAC_COMM_MESSAGE_TYPE2;
384 dev->sync_mode = 1;
385 }
386 }
387 if ((dev->comm_interface == AAC_COMM_MESSAGE) &&
388 (status[2] > dev->base_size)) {
389 aac_adapter_ioremap(dev, 0);
390 dev->base_size = status[2];
391 if (aac_adapter_ioremap(dev, status[2])) {
392
393 dev->comm_interface = AAC_COMM_PRODUCER;
394 if (aac_adapter_ioremap(dev, AAC_MIN_FOOTPRINT_SIZE)) {
395 printk(KERN_WARNING
396 "aacraid: unable to map adapter.\n");
397 return NULL;
398 }
399 }
400 }
401 }
402 dev->max_msix = 0;
403 dev->msi_enabled = 0;
404 dev->adapter_shutdown = 0;
405 if ((!aac_adapter_sync_cmd(dev, GET_COMM_PREFERRED_SETTINGS,
406 0, 0, 0, 0, 0, 0,
407 status+0, status+1, status+2, status+3, status+4))
408 && (status[0] == 0x00000001)) {
409
410
411
412
413
414
415
416 host->max_sectors = (status[1] >> 16) << 1;
417
418 dev->max_fib_size = status[1] & 0xFFE0;
419 host->sg_tablesize = status[2] >> 16;
420 dev->sg_tablesize = status[2] & 0xFFFF;
421 if (dev->pdev->device == PMC_DEVICE_S7 ||
422 dev->pdev->device == PMC_DEVICE_S8 ||
423 dev->pdev->device == PMC_DEVICE_S9)
424 host->can_queue = ((status[3] >> 16) ? (status[3] >> 16) :
425 (status[3] & 0xFFFF)) - AAC_NUM_MGT_FIB;
426 else
427 host->can_queue = (status[3] & 0xFFFF) - AAC_NUM_MGT_FIB;
428 dev->max_num_aif = status[4] & 0xFFFF;
429
430
431
432
433
434
435 if (acbsize == 512) {
436 host->max_sectors = AAC_MAX_32BIT_SGBCOUNT;
437 dev->max_fib_size = 512;
438 dev->sg_tablesize = host->sg_tablesize
439 = (512 - sizeof(struct aac_fibhdr)
440 - sizeof(struct aac_write) + sizeof(struct sgentry))
441 / sizeof(struct sgentry);
442 host->can_queue = AAC_NUM_IO_FIB;
443 } else if (acbsize == 2048) {
444 host->max_sectors = 512;
445 dev->max_fib_size = 2048;
446 host->sg_tablesize = 65;
447 dev->sg_tablesize = 81;
448 host->can_queue = 512 - AAC_NUM_MGT_FIB;
449 } else if (acbsize == 4096) {
450 host->max_sectors = 1024;
451 dev->max_fib_size = 4096;
452 host->sg_tablesize = 129;
453 dev->sg_tablesize = 166;
454 host->can_queue = 256 - AAC_NUM_MGT_FIB;
455 } else if (acbsize == 8192) {
456 host->max_sectors = 2048;
457 dev->max_fib_size = 8192;
458 host->sg_tablesize = 257;
459 dev->sg_tablesize = 337;
460 host->can_queue = 128 - AAC_NUM_MGT_FIB;
461 } else if (acbsize > 0) {
462 printk("Illegal acbsize=%d ignored\n", acbsize);
463 }
464 }
465 {
466
467 if (numacb > 0) {
468 if (numacb < host->can_queue)
469 host->can_queue = numacb;
470 else
471 printk("numacb=%d ignored\n", numacb);
472 }
473 }
474
475 if (host->can_queue > AAC_NUM_IO_FIB)
476 host->can_queue = AAC_NUM_IO_FIB;
477
478 if (dev->pdev->device == PMC_DEVICE_S6 ||
479 dev->pdev->device == PMC_DEVICE_S7 ||
480 dev->pdev->device == PMC_DEVICE_S8 ||
481 dev->pdev->device == PMC_DEVICE_S9)
482 aac_define_int_mode(dev);
483
484
485
486
487 dev->queues = kzalloc(sizeof(struct aac_queue_block), GFP_KERNEL);
488 if (dev->queues == NULL) {
489 printk(KERN_ERR "Error could not allocate comm region.\n");
490 return NULL;
491 }
492
493 if (aac_comm_init(dev)<0){
494 kfree(dev->queues);
495 return NULL;
496 }
497
498
499
500 if (aac_fib_setup(dev) < 0) {
501 kfree(dev->queues);
502 return NULL;
503 }
504
505 INIT_LIST_HEAD(&dev->fib_list);
506 INIT_LIST_HEAD(&dev->sync_fib_list);
507
508 return dev;
509}
510
511static void aac_define_int_mode(struct aac_dev *dev)
512{
513
514 int i, msi_count;
515
516 msi_count = i = 0;
517
518 if (dev->max_msix == 0 ||
519 dev->pdev->device == PMC_DEVICE_S6 ||
520 dev->sync_mode) {
521 dev->max_msix = 1;
522 dev->vector_cap =
523 dev->scsi_host_ptr->can_queue +
524 AAC_NUM_MGT_FIB;
525 return;
526 }
527
528 msi_count = min(dev->max_msix,
529 (unsigned int)num_online_cpus());
530
531 dev->max_msix = msi_count;
532
533 if (msi_count > AAC_MAX_MSIX)
534 msi_count = AAC_MAX_MSIX;
535
536 for (i = 0; i < msi_count; i++)
537 dev->msixentry[i].entry = i;
538
539 if (msi_count > 1 &&
540 pci_find_capability(dev->pdev, PCI_CAP_ID_MSIX)) {
541 i = pci_enable_msix(dev->pdev,
542 dev->msixentry,
543 msi_count);
544
545 if (i >= 0) {
546 dev->msi_enabled = 1;
547 if (i) {
548 msi_count = i;
549 if (pci_enable_msix(dev->pdev,
550 dev->msixentry,
551 msi_count)) {
552 dev->msi_enabled = 0;
553 printk(KERN_ERR "%s%d: MSIX not supported!! Will try MSI 0x%x.\n",
554 dev->name, dev->id, i);
555 }
556 }
557 } else {
558 dev->msi_enabled = 0;
559 printk(KERN_ERR "%s%d: MSIX not supported!! Will try MSI 0x%x.\n",
560 dev->name, dev->id, i);
561 }
562 }
563
564 if (!dev->msi_enabled) {
565 msi_count = 1;
566 i = pci_enable_msi(dev->pdev);
567
568 if (!i) {
569 dev->msi_enabled = 1;
570 dev->msi = 1;
571 } else {
572 printk(KERN_ERR "%s%d: MSI not supported!! Will try INTx 0x%x.\n",
573 dev->name, dev->id, i);
574 }
575 }
576
577 if (!dev->msi_enabled)
578 dev->max_msix = msi_count = 1;
579 else {
580 if (dev->max_msix > msi_count)
581 dev->max_msix = msi_count;
582 }
583 dev->vector_cap =
584 (dev->scsi_host_ptr->can_queue + AAC_NUM_MGT_FIB) /
585 msi_count;
586}
587