1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#ifndef __REALTEK_RTSX_SPI_H
25#define __REALTEK_RTSX_SPI_H
26
27
28#define SPI_NO_ERR 0x00
29#define SPI_HW_ERR 0x01
30#define SPI_INVALID_COMMAND 0x02
31#define SPI_READ_ERR 0x03
32#define SPI_WRITE_ERR 0x04
33#define SPI_ERASE_ERR 0x05
34#define SPI_BUSY_ERR 0x06
35
36
37#define SPI_READ 0x03
38#define SPI_FAST_READ 0x0B
39#define SPI_WREN 0x06
40#define SPI_WRDI 0x04
41#define SPI_RDSR 0x05
42
43#define SF_PAGE_LEN 256
44
45#define BYTE_PROGRAM 0
46#define AAI_PROGRAM 1
47#define PAGE_PROGRAM 2
48
49#define PAGE_ERASE 0
50#define CHIP_ERASE 1
51
52int spi_erase_eeprom_chip(struct rtsx_chip *chip);
53int spi_erase_eeprom_byte(struct rtsx_chip *chip, u16 addr);
54int spi_read_eeprom(struct rtsx_chip *chip, u16 addr, u8 *val);
55int spi_write_eeprom(struct rtsx_chip *chip, u16 addr, u8 val);
56int spi_get_status(struct scsi_cmnd *srb, struct rtsx_chip *chip);
57int spi_set_parameter(struct scsi_cmnd *srb, struct rtsx_chip *chip);
58int spi_read_flash_id(struct scsi_cmnd *srb, struct rtsx_chip *chip);
59int spi_read_flash(struct scsi_cmnd *srb, struct rtsx_chip *chip);
60int spi_write_flash(struct scsi_cmnd *srb, struct rtsx_chip *chip);
61int spi_erase_flash(struct scsi_cmnd *srb, struct rtsx_chip *chip);
62int spi_write_flash_status(struct scsi_cmnd *srb, struct rtsx_chip *chip);
63
64
65#endif
66