1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36#include <linux/kernel.h>
37#include <linux/list.h>
38#include <linux/timer.h>
39#include <linux/spinlock.h>
40#include <linux/device.h>
41#include <linux/interrupt.h>
42
43#include "musb_core.h"
44
45
46#define next_ep0_request(musb) next_in_request(&(musb)->endpoints[0])
47
48
49
50
51
52
53
54
55
56
57
58static char *decode_ep0stage(u8 stage)
59{
60 switch (stage) {
61 case MUSB_EP0_STAGE_IDLE: return "idle";
62 case MUSB_EP0_STAGE_SETUP: return "setup";
63 case MUSB_EP0_STAGE_TX: return "in";
64 case MUSB_EP0_STAGE_RX: return "out";
65 case MUSB_EP0_STAGE_ACKWAIT: return "wait";
66 case MUSB_EP0_STAGE_STATUSIN: return "in/status";
67 case MUSB_EP0_STAGE_STATUSOUT: return "out/status";
68 default: return "?";
69 }
70}
71
72
73
74
75static int service_tx_status_request(
76 struct musb *musb,
77 const struct usb_ctrlrequest *ctrlrequest)
78{
79 void __iomem *mbase = musb->mregs;
80 int handled = 1;
81 u8 result[2], epnum = 0;
82 const u8 recip = ctrlrequest->bRequestType & USB_RECIP_MASK;
83
84 result[1] = 0;
85
86 switch (recip) {
87 case USB_RECIP_DEVICE:
88 result[0] = musb->g.is_selfpowered << USB_DEVICE_SELF_POWERED;
89 result[0] |= musb->may_wakeup << USB_DEVICE_REMOTE_WAKEUP;
90 if (musb->g.is_otg) {
91 result[0] |= musb->g.b_hnp_enable
92 << USB_DEVICE_B_HNP_ENABLE;
93 result[0] |= musb->g.a_alt_hnp_support
94 << USB_DEVICE_A_ALT_HNP_SUPPORT;
95 result[0] |= musb->g.a_hnp_support
96 << USB_DEVICE_A_HNP_SUPPORT;
97 }
98 break;
99
100 case USB_RECIP_INTERFACE:
101 result[0] = 0;
102 break;
103
104 case USB_RECIP_ENDPOINT: {
105 int is_in;
106 struct musb_ep *ep;
107 u16 tmp;
108 void __iomem *regs;
109
110 epnum = (u8) ctrlrequest->wIndex;
111 if (!epnum) {
112 result[0] = 0;
113 break;
114 }
115
116 is_in = epnum & USB_DIR_IN;
117 if (is_in) {
118 epnum &= 0x0f;
119 ep = &musb->endpoints[epnum].ep_in;
120 } else {
121 ep = &musb->endpoints[epnum].ep_out;
122 }
123 regs = musb->endpoints[epnum].regs;
124
125 if (epnum >= MUSB_C_NUM_EPS || !ep->desc) {
126 handled = -EINVAL;
127 break;
128 }
129
130 musb_ep_select(mbase, epnum);
131 if (is_in)
132 tmp = musb_readw(regs, MUSB_TXCSR)
133 & MUSB_TXCSR_P_SENDSTALL;
134 else
135 tmp = musb_readw(regs, MUSB_RXCSR)
136 & MUSB_RXCSR_P_SENDSTALL;
137 musb_ep_select(mbase, 0);
138
139 result[0] = tmp ? 1 : 0;
140 } break;
141
142 default:
143
144 handled = 0;
145 break;
146 }
147
148
149 if (handled > 0) {
150 u16 len = le16_to_cpu(ctrlrequest->wLength);
151
152 if (len > 2)
153 len = 2;
154 musb_write_fifo(&musb->endpoints[0], len, result);
155 }
156
157 return handled;
158}
159
160
161
162
163
164
165
166
167
168
169
170
171static int
172service_in_request(struct musb *musb, const struct usb_ctrlrequest *ctrlrequest)
173{
174 int handled = 0;
175
176 if ((ctrlrequest->bRequestType & USB_TYPE_MASK)
177 == USB_TYPE_STANDARD) {
178 switch (ctrlrequest->bRequest) {
179 case USB_REQ_GET_STATUS:
180 handled = service_tx_status_request(musb,
181 ctrlrequest);
182 break;
183
184
185
186 default:
187 break;
188 }
189 }
190 return handled;
191}
192
193
194
195
196static void musb_g_ep0_giveback(struct musb *musb, struct usb_request *req)
197{
198 musb_g_giveback(&musb->endpoints[0].ep_in, req, 0);
199}
200
201
202
203
204static inline void musb_try_b_hnp_enable(struct musb *musb)
205{
206 void __iomem *mbase = musb->mregs;
207 u8 devctl;
208
209 dev_dbg(musb->controller, "HNP: Setting HR\n");
210 devctl = musb_readb(mbase, MUSB_DEVCTL);
211 musb_writeb(mbase, MUSB_DEVCTL, devctl | MUSB_DEVCTL_HR);
212}
213
214
215
216
217
218
219
220
221
222
223
224static int
225service_zero_data_request(struct musb *musb,
226 struct usb_ctrlrequest *ctrlrequest)
227__releases(musb->lock)
228__acquires(musb->lock)
229{
230 int handled = -EINVAL;
231 void __iomem *mbase = musb->mregs;
232 const u8 recip = ctrlrequest->bRequestType & USB_RECIP_MASK;
233
234
235 if ((ctrlrequest->bRequestType & USB_TYPE_MASK)
236 == USB_TYPE_STANDARD) {
237 switch (ctrlrequest->bRequest) {
238 case USB_REQ_SET_ADDRESS:
239
240 musb->set_address = true;
241 musb->address = (u8) (ctrlrequest->wValue & 0x7f);
242 handled = 1;
243 break;
244
245 case USB_REQ_CLEAR_FEATURE:
246 switch (recip) {
247 case USB_RECIP_DEVICE:
248 if (ctrlrequest->wValue
249 != USB_DEVICE_REMOTE_WAKEUP)
250 break;
251 musb->may_wakeup = 0;
252 handled = 1;
253 break;
254 case USB_RECIP_INTERFACE:
255 break;
256 case USB_RECIP_ENDPOINT:{
257 const u8 epnum =
258 ctrlrequest->wIndex & 0x0f;
259 struct musb_ep *musb_ep;
260 struct musb_hw_ep *ep;
261 struct musb_request *request;
262 void __iomem *regs;
263 int is_in;
264 u16 csr;
265
266 if (epnum == 0 || epnum >= MUSB_C_NUM_EPS ||
267 ctrlrequest->wValue != USB_ENDPOINT_HALT)
268 break;
269
270 ep = musb->endpoints + epnum;
271 regs = ep->regs;
272 is_in = ctrlrequest->wIndex & USB_DIR_IN;
273 if (is_in)
274 musb_ep = &ep->ep_in;
275 else
276 musb_ep = &ep->ep_out;
277 if (!musb_ep->desc)
278 break;
279
280 handled = 1;
281
282 if (musb_ep->wedged)
283 break;
284
285 musb_ep_select(mbase, epnum);
286 if (is_in) {
287 csr = musb_readw(regs, MUSB_TXCSR);
288 csr |= MUSB_TXCSR_CLRDATATOG |
289 MUSB_TXCSR_P_WZC_BITS;
290 csr &= ~(MUSB_TXCSR_P_SENDSTALL |
291 MUSB_TXCSR_P_SENTSTALL |
292 MUSB_TXCSR_TXPKTRDY);
293 musb_writew(regs, MUSB_TXCSR, csr);
294 } else {
295 csr = musb_readw(regs, MUSB_RXCSR);
296 csr |= MUSB_RXCSR_CLRDATATOG |
297 MUSB_RXCSR_P_WZC_BITS;
298 csr &= ~(MUSB_RXCSR_P_SENDSTALL |
299 MUSB_RXCSR_P_SENTSTALL);
300 musb_writew(regs, MUSB_RXCSR, csr);
301 }
302
303
304 request = next_request(musb_ep);
305 if (!musb_ep->busy && request) {
306 dev_dbg(musb->controller, "restarting the request\n");
307 musb_ep_restart(musb, request);
308 }
309
310
311 musb_ep_select(mbase, 0);
312 } break;
313 default:
314
315 handled = 0;
316 break;
317 }
318 break;
319
320 case USB_REQ_SET_FEATURE:
321 switch (recip) {
322 case USB_RECIP_DEVICE:
323 handled = 1;
324 switch (ctrlrequest->wValue) {
325 case USB_DEVICE_REMOTE_WAKEUP:
326 musb->may_wakeup = 1;
327 break;
328 case USB_DEVICE_TEST_MODE:
329 if (musb->g.speed != USB_SPEED_HIGH)
330 goto stall;
331 if (ctrlrequest->wIndex & 0xff)
332 goto stall;
333
334 switch (ctrlrequest->wIndex >> 8) {
335 case 1:
336 pr_debug("TEST_J\n");
337
338 musb->test_mode_nr =
339 MUSB_TEST_J;
340 break;
341 case 2:
342
343 pr_debug("TEST_K\n");
344 musb->test_mode_nr =
345 MUSB_TEST_K;
346 break;
347 case 3:
348
349 pr_debug("TEST_SE0_NAK\n");
350 musb->test_mode_nr =
351 MUSB_TEST_SE0_NAK;
352 break;
353 case 4:
354
355 pr_debug("TEST_PACKET\n");
356 musb->test_mode_nr =
357 MUSB_TEST_PACKET;
358 break;
359
360 case 0xc0:
361
362 pr_debug("TEST_FORCE_HS\n");
363 musb->test_mode_nr =
364 MUSB_TEST_FORCE_HS;
365 break;
366 case 0xc1:
367
368 pr_debug("TEST_FORCE_FS\n");
369 musb->test_mode_nr =
370 MUSB_TEST_FORCE_FS;
371 break;
372 case 0xc2:
373
374 pr_debug("TEST_FIFO_ACCESS\n");
375 musb->test_mode_nr =
376 MUSB_TEST_FIFO_ACCESS;
377 break;
378 case 0xc3:
379
380 pr_debug("TEST_FORCE_HOST\n");
381 musb->test_mode_nr =
382 MUSB_TEST_FORCE_HOST;
383 break;
384 default:
385 goto stall;
386 }
387
388
389 if (handled > 0)
390 musb->test_mode = true;
391 break;
392 case USB_DEVICE_B_HNP_ENABLE:
393 if (!musb->g.is_otg)
394 goto stall;
395 musb->g.b_hnp_enable = 1;
396 musb_try_b_hnp_enable(musb);
397 break;
398 case USB_DEVICE_A_HNP_SUPPORT:
399 if (!musb->g.is_otg)
400 goto stall;
401 musb->g.a_hnp_support = 1;
402 break;
403 case USB_DEVICE_A_ALT_HNP_SUPPORT:
404 if (!musb->g.is_otg)
405 goto stall;
406 musb->g.a_alt_hnp_support = 1;
407 break;
408 case USB_DEVICE_DEBUG_MODE:
409 handled = 0;
410 break;
411stall:
412 default:
413 handled = -EINVAL;
414 break;
415 }
416 break;
417
418 case USB_RECIP_INTERFACE:
419 break;
420
421 case USB_RECIP_ENDPOINT:{
422 const u8 epnum =
423 ctrlrequest->wIndex & 0x0f;
424 struct musb_ep *musb_ep;
425 struct musb_hw_ep *ep;
426 void __iomem *regs;
427 int is_in;
428 u16 csr;
429
430 if (epnum == 0 || epnum >= MUSB_C_NUM_EPS ||
431 ctrlrequest->wValue != USB_ENDPOINT_HALT)
432 break;
433
434 ep = musb->endpoints + epnum;
435 regs = ep->regs;
436 is_in = ctrlrequest->wIndex & USB_DIR_IN;
437 if (is_in)
438 musb_ep = &ep->ep_in;
439 else
440 musb_ep = &ep->ep_out;
441 if (!musb_ep->desc)
442 break;
443
444 musb_ep_select(mbase, epnum);
445 if (is_in) {
446 csr = musb_readw(regs, MUSB_TXCSR);
447 if (csr & MUSB_TXCSR_FIFONOTEMPTY)
448 csr |= MUSB_TXCSR_FLUSHFIFO;
449 csr |= MUSB_TXCSR_P_SENDSTALL
450 | MUSB_TXCSR_CLRDATATOG
451 | MUSB_TXCSR_P_WZC_BITS;
452 musb_writew(regs, MUSB_TXCSR, csr);
453 } else {
454 csr = musb_readw(regs, MUSB_RXCSR);
455 csr |= MUSB_RXCSR_P_SENDSTALL
456 | MUSB_RXCSR_FLUSHFIFO
457 | MUSB_RXCSR_CLRDATATOG
458 | MUSB_RXCSR_P_WZC_BITS;
459 musb_writew(regs, MUSB_RXCSR, csr);
460 }
461
462
463 musb_ep_select(mbase, 0);
464 handled = 1;
465 } break;
466
467 default:
468
469 handled = 0;
470 break;
471 }
472 break;
473 default:
474
475 handled = 0;
476 }
477 } else
478 handled = 0;
479 return handled;
480}
481
482
483
484
485static void ep0_rxstate(struct musb *musb)
486{
487 void __iomem *regs = musb->control_ep->regs;
488 struct musb_request *request;
489 struct usb_request *req;
490 u16 count, csr;
491
492 request = next_ep0_request(musb);
493 req = &request->request;
494
495
496
497
498 if (req) {
499 void *buf = req->buf + req->actual;
500 unsigned len = req->length - req->actual;
501
502
503 count = musb_readb(regs, MUSB_COUNT0);
504 if (count > len) {
505 req->status = -EOVERFLOW;
506 count = len;
507 }
508 if (count > 0) {
509 musb_read_fifo(&musb->endpoints[0], count, buf);
510 req->actual += count;
511 }
512 csr = MUSB_CSR0_P_SVDRXPKTRDY;
513 if (count < 64 || req->actual == req->length) {
514 musb->ep0_state = MUSB_EP0_STAGE_STATUSIN;
515 csr |= MUSB_CSR0_P_DATAEND;
516 } else
517 req = NULL;
518 } else
519 csr = MUSB_CSR0_P_SVDRXPKTRDY | MUSB_CSR0_P_SENDSTALL;
520
521
522
523
524
525 if (req) {
526 musb->ackpend = csr;
527 musb_g_ep0_giveback(musb, req);
528 if (!musb->ackpend)
529 return;
530 musb->ackpend = 0;
531 }
532 musb_ep_select(musb->mregs, 0);
533 musb_writew(regs, MUSB_CSR0, csr);
534}
535
536
537
538
539
540
541
542static void ep0_txstate(struct musb *musb)
543{
544 void __iomem *regs = musb->control_ep->regs;
545 struct musb_request *req = next_ep0_request(musb);
546 struct usb_request *request;
547 u16 csr = MUSB_CSR0_TXPKTRDY;
548 u8 *fifo_src;
549 u8 fifo_count;
550
551 if (!req) {
552
553 dev_dbg(musb->controller, "odd; csr0 %04x\n", musb_readw(regs, MUSB_CSR0));
554 return;
555 }
556
557 request = &req->request;
558
559
560 fifo_src = (u8 *) request->buf + request->actual;
561 fifo_count = min((unsigned) MUSB_EP0_FIFOSIZE,
562 request->length - request->actual);
563 musb_write_fifo(&musb->endpoints[0], fifo_count, fifo_src);
564 request->actual += fifo_count;
565
566
567 if (fifo_count < MUSB_MAX_END0_PACKET
568 || (request->actual == request->length
569 && !request->zero)) {
570 musb->ep0_state = MUSB_EP0_STAGE_STATUSOUT;
571 csr |= MUSB_CSR0_P_DATAEND;
572 } else
573 request = NULL;
574
575
576
577
578
579
580 if (request) {
581 musb->ackpend = csr;
582 musb_g_ep0_giveback(musb, request);
583 if (!musb->ackpend)
584 return;
585 musb->ackpend = 0;
586 }
587
588
589 musb_ep_select(musb->mregs, 0);
590 musb_writew(regs, MUSB_CSR0, csr);
591}
592
593
594
595
596
597
598
599static void
600musb_read_setup(struct musb *musb, struct usb_ctrlrequest *req)
601{
602 struct musb_request *r;
603 void __iomem *regs = musb->control_ep->regs;
604
605 musb_read_fifo(&musb->endpoints[0], sizeof *req, (u8 *)req);
606
607
608
609
610 dev_dbg(musb->controller, "SETUP req%02x.%02x v%04x i%04x l%d\n",
611 req->bRequestType,
612 req->bRequest,
613 le16_to_cpu(req->wValue),
614 le16_to_cpu(req->wIndex),
615 le16_to_cpu(req->wLength));
616
617
618 r = next_ep0_request(musb);
619 if (r)
620 musb_g_ep0_giveback(musb, &r->request);
621
622
623
624
625
626
627
628
629
630 musb->set_address = false;
631 musb->ackpend = MUSB_CSR0_P_SVDRXPKTRDY;
632 if (req->wLength == 0) {
633 if (req->bRequestType & USB_DIR_IN)
634 musb->ackpend |= MUSB_CSR0_TXPKTRDY;
635 musb->ep0_state = MUSB_EP0_STAGE_ACKWAIT;
636 } else if (req->bRequestType & USB_DIR_IN) {
637 musb->ep0_state = MUSB_EP0_STAGE_TX;
638 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDRXPKTRDY);
639 while ((musb_readw(regs, MUSB_CSR0)
640 & MUSB_CSR0_RXPKTRDY) != 0)
641 cpu_relax();
642 musb->ackpend = 0;
643 } else
644 musb->ep0_state = MUSB_EP0_STAGE_RX;
645}
646
647static int
648forward_to_driver(struct musb *musb, const struct usb_ctrlrequest *ctrlrequest)
649__releases(musb->lock)
650__acquires(musb->lock)
651{
652 int retval;
653 if (!musb->gadget_driver)
654 return -EOPNOTSUPP;
655 spin_unlock(&musb->lock);
656 retval = musb->gadget_driver->setup(&musb->g, ctrlrequest);
657 spin_lock(&musb->lock);
658 return retval;
659}
660
661
662
663
664
665
666irqreturn_t musb_g_ep0_irq(struct musb *musb)
667{
668 u16 csr;
669 u16 len;
670 void __iomem *mbase = musb->mregs;
671 void __iomem *regs = musb->endpoints[0].regs;
672 irqreturn_t retval = IRQ_NONE;
673
674 musb_ep_select(mbase, 0);
675 csr = musb_readw(regs, MUSB_CSR0);
676 len = musb_readb(regs, MUSB_COUNT0);
677
678 dev_dbg(musb->controller, "csr %04x, count %d, ep0stage %s\n",
679 csr, len, decode_ep0stage(musb->ep0_state));
680
681 if (csr & MUSB_CSR0_P_DATAEND) {
682
683
684
685
686 return IRQ_HANDLED;
687 }
688
689
690 if (csr & MUSB_CSR0_P_SENTSTALL) {
691 musb_writew(regs, MUSB_CSR0,
692 csr & ~MUSB_CSR0_P_SENTSTALL);
693 retval = IRQ_HANDLED;
694 musb->ep0_state = MUSB_EP0_STAGE_IDLE;
695 csr = musb_readw(regs, MUSB_CSR0);
696 }
697
698
699 if (csr & MUSB_CSR0_P_SETUPEND) {
700 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SVDSETUPEND);
701 retval = IRQ_HANDLED;
702
703 switch (musb->ep0_state) {
704 case MUSB_EP0_STAGE_TX:
705 musb->ep0_state = MUSB_EP0_STAGE_STATUSOUT;
706 break;
707 case MUSB_EP0_STAGE_RX:
708 musb->ep0_state = MUSB_EP0_STAGE_STATUSIN;
709 break;
710 default:
711 ERR("SetupEnd came in a wrong ep0stage %s\n",
712 decode_ep0stage(musb->ep0_state));
713 }
714 csr = musb_readw(regs, MUSB_CSR0);
715
716 }
717
718
719
720
721
722 switch (musb->ep0_state) {
723
724 case MUSB_EP0_STAGE_TX:
725
726 if ((csr & MUSB_CSR0_TXPKTRDY) == 0) {
727 ep0_txstate(musb);
728 retval = IRQ_HANDLED;
729 }
730 break;
731
732 case MUSB_EP0_STAGE_RX:
733
734 if (csr & MUSB_CSR0_RXPKTRDY) {
735 ep0_rxstate(musb);
736 retval = IRQ_HANDLED;
737 }
738 break;
739
740 case MUSB_EP0_STAGE_STATUSIN:
741
742
743
744
745
746
747
748 if (musb->set_address) {
749 musb->set_address = false;
750 musb_writeb(mbase, MUSB_FADDR, musb->address);
751 }
752
753
754 else if (musb->test_mode) {
755 dev_dbg(musb->controller, "entering TESTMODE\n");
756
757 if (MUSB_TEST_PACKET == musb->test_mode_nr)
758 musb_load_testpacket(musb);
759
760 musb_writeb(mbase, MUSB_TESTMODE,
761 musb->test_mode_nr);
762 }
763
764
765 case MUSB_EP0_STAGE_STATUSOUT:
766
767 {
768 struct musb_request *req;
769
770 req = next_ep0_request(musb);
771 if (req)
772 musb_g_ep0_giveback(musb, &req->request);
773 }
774
775
776
777
778
779 if (csr & MUSB_CSR0_RXPKTRDY)
780 goto setup;
781
782 retval = IRQ_HANDLED;
783 musb->ep0_state = MUSB_EP0_STAGE_IDLE;
784 break;
785
786 case MUSB_EP0_STAGE_IDLE:
787
788
789
790
791
792
793 retval = IRQ_HANDLED;
794 musb->ep0_state = MUSB_EP0_STAGE_SETUP;
795
796
797 case MUSB_EP0_STAGE_SETUP:
798setup:
799 if (csr & MUSB_CSR0_RXPKTRDY) {
800 struct usb_ctrlrequest setup;
801 int handled = 0;
802
803 if (len != 8) {
804 ERR("SETUP packet len %d != 8 ?\n", len);
805 break;
806 }
807 musb_read_setup(musb, &setup);
808 retval = IRQ_HANDLED;
809
810
811 if (unlikely(musb->g.speed == USB_SPEED_UNKNOWN)) {
812 u8 power;
813
814 printk(KERN_NOTICE "%s: peripheral reset "
815 "irq lost!\n",
816 musb_driver_name);
817 power = musb_readb(mbase, MUSB_POWER);
818 musb->g.speed = (power & MUSB_POWER_HSMODE)
819 ? USB_SPEED_HIGH : USB_SPEED_FULL;
820
821 }
822
823 switch (musb->ep0_state) {
824
825
826
827
828
829
830 case MUSB_EP0_STAGE_ACKWAIT:
831 handled = service_zero_data_request(
832 musb, &setup);
833
834
835
836
837
838
839
840 musb->ackpend |= MUSB_CSR0_P_DATAEND;
841
842
843 if (handled > 0)
844 musb->ep0_state =
845 MUSB_EP0_STAGE_STATUSIN;
846 break;
847
848
849
850
851
852 case MUSB_EP0_STAGE_TX:
853 handled = service_in_request(musb, &setup);
854 if (handled > 0) {
855 musb->ackpend = MUSB_CSR0_TXPKTRDY
856 | MUSB_CSR0_P_DATAEND;
857 musb->ep0_state =
858 MUSB_EP0_STAGE_STATUSOUT;
859 }
860 break;
861
862
863 default:
864 break;
865 }
866
867 dev_dbg(musb->controller, "handled %d, csr %04x, ep0stage %s\n",
868 handled, csr,
869 decode_ep0stage(musb->ep0_state));
870
871
872
873
874
875 if (handled < 0)
876 goto stall;
877 else if (handled > 0)
878 goto finish;
879
880 handled = forward_to_driver(musb, &setup);
881 if (handled < 0) {
882 musb_ep_select(mbase, 0);
883stall:
884 dev_dbg(musb->controller, "stall (%d)\n", handled);
885 musb->ackpend |= MUSB_CSR0_P_SENDSTALL;
886 musb->ep0_state = MUSB_EP0_STAGE_IDLE;
887finish:
888 musb_writew(regs, MUSB_CSR0,
889 musb->ackpend);
890 musb->ackpend = 0;
891 }
892 }
893 break;
894
895 case MUSB_EP0_STAGE_ACKWAIT:
896
897
898
899 retval = IRQ_HANDLED;
900 break;
901
902 default:
903
904 WARN_ON(1);
905 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_P_SENDSTALL);
906 musb->ep0_state = MUSB_EP0_STAGE_IDLE;
907 break;
908 }
909
910 return retval;
911}
912
913
914static int
915musb_g_ep0_enable(struct usb_ep *ep, const struct usb_endpoint_descriptor *desc)
916{
917
918 return -EINVAL;
919}
920
921static int musb_g_ep0_disable(struct usb_ep *e)
922{
923
924 return -EINVAL;
925}
926
927static int
928musb_g_ep0_queue(struct usb_ep *e, struct usb_request *r, gfp_t gfp_flags)
929{
930 struct musb_ep *ep;
931 struct musb_request *req;
932 struct musb *musb;
933 int status;
934 unsigned long lockflags;
935 void __iomem *regs;
936
937 if (!e || !r)
938 return -EINVAL;
939
940 ep = to_musb_ep(e);
941 musb = ep->musb;
942 regs = musb->control_ep->regs;
943
944 req = to_musb_request(r);
945 req->musb = musb;
946 req->request.actual = 0;
947 req->request.status = -EINPROGRESS;
948 req->tx = ep->is_in;
949
950 spin_lock_irqsave(&musb->lock, lockflags);
951
952 if (!list_empty(&ep->req_list)) {
953 status = -EBUSY;
954 goto cleanup;
955 }
956
957 switch (musb->ep0_state) {
958 case MUSB_EP0_STAGE_RX:
959 case MUSB_EP0_STAGE_TX:
960 case MUSB_EP0_STAGE_ACKWAIT:
961 status = 0;
962 break;
963 default:
964 dev_dbg(musb->controller, "ep0 request queued in state %d\n",
965 musb->ep0_state);
966 status = -EINVAL;
967 goto cleanup;
968 }
969
970
971 list_add_tail(&req->list, &ep->req_list);
972
973 dev_dbg(musb->controller, "queue to %s (%s), length=%d\n",
974 ep->name, ep->is_in ? "IN/TX" : "OUT/RX",
975 req->request.length);
976
977 musb_ep_select(musb->mregs, 0);
978
979
980 if (musb->ep0_state == MUSB_EP0_STAGE_TX)
981 ep0_txstate(musb);
982
983
984 else if (musb->ep0_state == MUSB_EP0_STAGE_ACKWAIT) {
985 if (req->request.length)
986 status = -EINVAL;
987 else {
988 musb->ep0_state = MUSB_EP0_STAGE_STATUSIN;
989 musb_writew(regs, MUSB_CSR0,
990 musb->ackpend | MUSB_CSR0_P_DATAEND);
991 musb->ackpend = 0;
992 musb_g_ep0_giveback(ep->musb, r);
993 }
994
995
996
997
998
999 } else if (musb->ackpend) {
1000 musb_writew(regs, MUSB_CSR0, musb->ackpend);
1001 musb->ackpend = 0;
1002 }
1003
1004cleanup:
1005 spin_unlock_irqrestore(&musb->lock, lockflags);
1006 return status;
1007}
1008
1009static int musb_g_ep0_dequeue(struct usb_ep *ep, struct usb_request *req)
1010{
1011
1012 return -EINVAL;
1013}
1014
1015static int musb_g_ep0_halt(struct usb_ep *e, int value)
1016{
1017 struct musb_ep *ep;
1018 struct musb *musb;
1019 void __iomem *base, *regs;
1020 unsigned long flags;
1021 int status;
1022 u16 csr;
1023
1024 if (!e || !value)
1025 return -EINVAL;
1026
1027 ep = to_musb_ep(e);
1028 musb = ep->musb;
1029 base = musb->mregs;
1030 regs = musb->control_ep->regs;
1031 status = 0;
1032
1033 spin_lock_irqsave(&musb->lock, flags);
1034
1035 if (!list_empty(&ep->req_list)) {
1036 status = -EBUSY;
1037 goto cleanup;
1038 }
1039
1040 musb_ep_select(base, 0);
1041 csr = musb->ackpend;
1042
1043 switch (musb->ep0_state) {
1044
1045
1046
1047
1048 case MUSB_EP0_STAGE_TX:
1049 case MUSB_EP0_STAGE_ACKWAIT:
1050 case MUSB_EP0_STAGE_RX:
1051 csr = musb_readw(regs, MUSB_CSR0);
1052
1053
1054
1055
1056
1057 case MUSB_EP0_STAGE_STATUSIN:
1058 case MUSB_EP0_STAGE_STATUSOUT:
1059
1060 csr |= MUSB_CSR0_P_SENDSTALL;
1061 musb_writew(regs, MUSB_CSR0, csr);
1062 musb->ep0_state = MUSB_EP0_STAGE_IDLE;
1063 musb->ackpend = 0;
1064 break;
1065 default:
1066 dev_dbg(musb->controller, "ep0 can't halt in state %d\n", musb->ep0_state);
1067 status = -EINVAL;
1068 }
1069
1070cleanup:
1071 spin_unlock_irqrestore(&musb->lock, flags);
1072 return status;
1073}
1074
1075const struct usb_ep_ops musb_g_ep0_ops = {
1076 .enable = musb_g_ep0_enable,
1077 .disable = musb_g_ep0_disable,
1078 .alloc_request = musb_alloc_request,
1079 .free_request = musb_free_request,
1080 .queue = musb_g_ep0_queue,
1081 .dequeue = musb_g_ep0_dequeue,
1082 .set_halt = musb_g_ep0_halt,
1083};
1084