1
2
3
4
5
6
7
8
9
10
11
12
13#ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
14#define __ARCH_ARM_MACH_OMAP2_PRM_H
15
16#include "prcm-common.h"
17
18# ifndef __ASSEMBLER__
19extern void __iomem *prm_base;
20extern u16 prm_features;
21extern void omap2_set_globals_prm(void __iomem *prm);
22int omap_prcm_init(void);
23int omap2_prm_base_init(void);
24int omap2_prcm_base_init(void);
25# endif
26
27
28
29
30
31
32
33
34#define PRM_HAS_IO_WAKEUP BIT(0)
35#define PRM_HAS_VOLTAGE BIT(1)
36#define PRM_IRQ_DEFAULT BIT(2)
37
38
39
40
41
42#define MAX_MODULE_SOFTRESET_WAIT 10000
43
44
45
46
47
48#define MAX_MODULE_HARDRESET_WAIT 10000
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63#define OMAP_INTRANSITION_MASK (1 << 20)
64
65
66
67
68
69
70
71
72
73
74
75#define OMAP_POWERSTATEST_SHIFT 0
76#define OMAP_POWERSTATEST_MASK (0x3 << 0)
77
78
79
80
81
82
83
84
85
86
87
88#define OMAP_POWERSTATE_SHIFT 0
89#define OMAP_POWERSTATE_MASK (0x3 << 0)
90
91
92
93
94
95
96
97
98
99
100
101#define OMAP_GLOBAL_COLD_RST_SRC_ID_SHIFT 0
102#define OMAP_GLOBAL_WARM_RST_SRC_ID_SHIFT 1
103#define OMAP_SECU_VIOL_RST_SRC_ID_SHIFT 2
104#define OMAP_MPU_WD_RST_SRC_ID_SHIFT 3
105#define OMAP_SECU_WD_RST_SRC_ID_SHIFT 4
106#define OMAP_EXTWARM_RST_SRC_ID_SHIFT 5
107#define OMAP_VDD_MPU_VM_RST_SRC_ID_SHIFT 6
108#define OMAP_VDD_IVA_VM_RST_SRC_ID_SHIFT 7
109#define OMAP_VDD_CORE_VM_RST_SRC_ID_SHIFT 8
110#define OMAP_ICEPICK_RST_SRC_ID_SHIFT 9
111#define OMAP_ICECRUSHER_RST_SRC_ID_SHIFT 10
112#define OMAP_C2C_RST_SRC_ID_SHIFT 11
113#define OMAP_UNKNOWN_RST_SRC_ID_SHIFT 12
114
115#ifndef __ASSEMBLER__
116
117
118
119
120
121
122
123
124struct prm_reset_src_map {
125 s8 reg_shift;
126 s8 std_shift;
127};
128
129
130
131
132
133
134
135
136
137
138
139
140
141struct prm_ll_data {
142 u32 (*read_reset_sources)(void);
143 bool (*was_any_context_lost_old)(u8 part, s16 inst, u16 idx);
144 void (*clear_context_loss_flags_old)(u8 part, s16 inst, u16 idx);
145 int (*late_init)(void);
146 int (*assert_hardreset)(u8 shift, u8 part, s16 prm_mod, u16 offset);
147 int (*deassert_hardreset)(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
148 u16 offset, u16 st_offset);
149 int (*is_hardreset_asserted)(u8 shift, u8 part, s16 prm_mod,
150 u16 offset);
151 void (*reset_system)(void);
152 int (*clear_mod_irqs)(s16 module, u8 regs, u32 wkst_mask);
153 u32 (*vp_check_txdone)(u8 vp_id);
154 void (*vp_clear_txdone)(u8 vp_id);
155};
156
157extern int prm_register(struct prm_ll_data *pld);
158extern int prm_unregister(struct prm_ll_data *pld);
159
160int omap_prm_assert_hardreset(u8 shift, u8 part, s16 prm_mod, u16 offset);
161int omap_prm_deassert_hardreset(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
162 u16 offset, u16 st_offset);
163int omap_prm_is_hardreset_asserted(u8 shift, u8 part, s16 prm_mod, u16 offset);
164extern u32 prm_read_reset_sources(void);
165extern bool prm_was_any_context_lost_old(u8 part, s16 inst, u16 idx);
166extern void prm_clear_context_loss_flags_old(u8 part, s16 inst, u16 idx);
167void omap_prm_reset_system(void);
168
169void omap_prm_reconfigure_io_chain(void);
170int omap_prm_clear_mod_irqs(s16 module, u8 regs, u32 wkst_mask);
171
172
173
174
175#define OMAP3_VP_VDD_MPU_ID 0
176#define OMAP3_VP_VDD_CORE_ID 1
177#define OMAP4_VP_VDD_CORE_ID 0
178#define OMAP4_VP_VDD_IVA_ID 1
179#define OMAP4_VP_VDD_MPU_ID 2
180
181u32 omap_prm_vp_check_txdone(u8 vp_id);
182void omap_prm_vp_clear_txdone(u8 vp_id);
183
184#endif
185
186
187#endif
188