1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include "priv.h"
25
26static int
27pwm_info(struct nvkm_therm *therm, int line)
28{
29 struct nvkm_subdev *subdev = &therm->subdev;
30 struct nvkm_device *device = subdev->device;
31 u32 gpio = nvkm_rd32(device, 0x00d610 + (line * 0x04));
32
33 switch (gpio & 0x000000c0) {
34 case 0x00000000:
35 case 0x00000040:
36 switch (gpio & 0x0000001f) {
37 case 0x00: return 2;
38 case 0x19: return 1;
39 case 0x1c: return 0;
40 case 0x1e: return 2;
41 default:
42 break;
43 }
44 default:
45 break;
46 }
47
48 nvkm_error(subdev, "GPIO %d unknown PWM: %08x\n", line, gpio);
49 return -ENODEV;
50}
51
52static int
53gf119_fan_pwm_ctrl(struct nvkm_therm *therm, int line, bool enable)
54{
55 struct nvkm_device *device = therm->subdev.device;
56 u32 data = enable ? 0x00000040 : 0x00000000;
57 int indx = pwm_info(therm, line);
58 if (indx < 0)
59 return indx;
60 else if (indx < 2)
61 nvkm_mask(device, 0x00d610 + (line * 0x04), 0x000000c0, data);
62
63 return 0;
64}
65
66static int
67gf119_fan_pwm_get(struct nvkm_therm *therm, int line, u32 *divs, u32 *duty)
68{
69 struct nvkm_device *device = therm->subdev.device;
70 int indx = pwm_info(therm, line);
71 if (indx < 0)
72 return indx;
73 else if (indx < 2) {
74 if (nvkm_rd32(device, 0x00d610 + (line * 0x04)) & 0x00000040) {
75 *divs = nvkm_rd32(device, 0x00e114 + (indx * 8));
76 *duty = nvkm_rd32(device, 0x00e118 + (indx * 8));
77 return 0;
78 }
79 } else if (indx == 2) {
80 *divs = nvkm_rd32(device, 0x0200d8) & 0x1fff;
81 *duty = nvkm_rd32(device, 0x0200dc) & 0x1fff;
82 return 0;
83 }
84
85 return -EINVAL;
86}
87
88static int
89gf119_fan_pwm_set(struct nvkm_therm *therm, int line, u32 divs, u32 duty)
90{
91 struct nvkm_device *device = therm->subdev.device;
92 int indx = pwm_info(therm, line);
93 if (indx < 0)
94 return indx;
95 else if (indx < 2) {
96 nvkm_wr32(device, 0x00e114 + (indx * 8), divs);
97 nvkm_wr32(device, 0x00e118 + (indx * 8), duty | 0x80000000);
98 } else if (indx == 2) {
99 nvkm_mask(device, 0x0200d8, 0x1fff, divs);
100 nvkm_wr32(device, 0x0200dc, duty | 0x40000000);
101 }
102 return 0;
103}
104
105static int
106gf119_fan_pwm_clock(struct nvkm_therm *therm, int line)
107{
108 struct nvkm_device *device = therm->subdev.device;
109 int indx = pwm_info(therm, line);
110 if (indx < 0)
111 return 0;
112 else if (indx < 2)
113 return (device->crystal * 1000) / 20;
114 else
115 return device->crystal * 1000 / 10;
116}
117
118void
119gf119_therm_init(struct nvkm_therm *therm)
120{
121 struct nvkm_device *device = therm->subdev.device;
122
123 g84_sensor_setup(therm);
124
125
126 nvkm_mask(device, 0x00e720, 0x00000003, 0x00000002);
127 if (therm->fan->tach.func != DCB_GPIO_UNUSED) {
128 nvkm_mask(device, 0x00d79c, 0x000000ff, therm->fan->tach.line);
129 nvkm_wr32(device, 0x00e724, device->crystal * 1000);
130 nvkm_mask(device, 0x00e720, 0x00000001, 0x00000001);
131 }
132 nvkm_mask(device, 0x00e720, 0x00000002, 0x00000000);
133}
134
135static const struct nvkm_therm_func
136gf119_therm = {
137 .init = gf119_therm_init,
138 .fini = g84_therm_fini,
139 .pwm_ctrl = gf119_fan_pwm_ctrl,
140 .pwm_get = gf119_fan_pwm_get,
141 .pwm_set = gf119_fan_pwm_set,
142 .pwm_clock = gf119_fan_pwm_clock,
143 .temp_get = g84_temp_get,
144 .fan_sense = gt215_therm_fan_sense,
145 .program_alarms = nvkm_therm_program_alarms_polling,
146};
147
148int
149gf119_therm_new(struct nvkm_device *device, int index,
150 struct nvkm_therm **ptherm)
151{
152 return nvkm_therm_new_(&gf119_therm, device, index, ptherm);
153}
154