1#ifndef _ASM_M32R_BITOPS_H
2#define _ASM_M32R_BITOPS_H
3
4
5
6
7
8
9
10
11
12
13
14#ifndef _LINUX_BITOPS_H
15#error only <linux/bitops.h> can be included directly
16#endif
17
18#include <linux/compiler.h>
19#include <linux/irqflags.h>
20#include <asm/assembler.h>
21#include <asm/byteorder.h>
22#include <asm/dcache_clear.h>
23#include <asm/types.h>
24#include <asm/barrier.h>
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44static __inline__ void set_bit(int nr, volatile void * addr)
45{
46 __u32 mask;
47 volatile __u32 *a = addr;
48 unsigned long flags;
49 unsigned long tmp;
50
51 a += (nr >> 5);
52 mask = (1 << (nr & 0x1F));
53
54 local_irq_save(flags);
55 __asm__ __volatile__ (
56 DCACHE_CLEAR("%0", "r6", "%1")
57 M32R_LOCK" %0, @%1; \n\t"
58 "or %0, %2; \n\t"
59 M32R_UNLOCK" %0, @%1; \n\t"
60 : "=&r" (tmp)
61 : "r" (a), "r" (mask)
62 : "memory"
63#ifdef CONFIG_CHIP_M32700_TS1
64 , "r6"
65#endif
66 );
67 local_irq_restore(flags);
68}
69
70
71
72
73
74
75
76
77
78
79
80static __inline__ void clear_bit(int nr, volatile void * addr)
81{
82 __u32 mask;
83 volatile __u32 *a = addr;
84 unsigned long flags;
85 unsigned long tmp;
86
87 a += (nr >> 5);
88 mask = (1 << (nr & 0x1F));
89
90 local_irq_save(flags);
91
92 __asm__ __volatile__ (
93 DCACHE_CLEAR("%0", "r6", "%1")
94 M32R_LOCK" %0, @%1; \n\t"
95 "and %0, %2; \n\t"
96 M32R_UNLOCK" %0, @%1; \n\t"
97 : "=&r" (tmp)
98 : "r" (a), "r" (~mask)
99 : "memory"
100#ifdef CONFIG_CHIP_M32700_TS1
101 , "r6"
102#endif
103 );
104 local_irq_restore(flags);
105}
106
107
108
109
110
111
112
113
114
115
116static __inline__ void change_bit(int nr, volatile void * addr)
117{
118 __u32 mask;
119 volatile __u32 *a = addr;
120 unsigned long flags;
121 unsigned long tmp;
122
123 a += (nr >> 5);
124 mask = (1 << (nr & 0x1F));
125
126 local_irq_save(flags);
127 __asm__ __volatile__ (
128 DCACHE_CLEAR("%0", "r6", "%1")
129 M32R_LOCK" %0, @%1; \n\t"
130 "xor %0, %2; \n\t"
131 M32R_UNLOCK" %0, @%1; \n\t"
132 : "=&r" (tmp)
133 : "r" (a), "r" (mask)
134 : "memory"
135#ifdef CONFIG_CHIP_M32700_TS1
136 , "r6"
137#endif
138 );
139 local_irq_restore(flags);
140}
141
142
143
144
145
146
147
148
149
150static __inline__ int test_and_set_bit(int nr, volatile void * addr)
151{
152 __u32 mask, oldbit;
153 volatile __u32 *a = addr;
154 unsigned long flags;
155 unsigned long tmp;
156
157 a += (nr >> 5);
158 mask = (1 << (nr & 0x1F));
159
160 local_irq_save(flags);
161 __asm__ __volatile__ (
162 DCACHE_CLEAR("%0", "%1", "%2")
163 M32R_LOCK" %0, @%2; \n\t"
164 "mv %1, %0; \n\t"
165 "and %0, %3; \n\t"
166 "or %1, %3; \n\t"
167 M32R_UNLOCK" %1, @%2; \n\t"
168 : "=&r" (oldbit), "=&r" (tmp)
169 : "r" (a), "r" (mask)
170 : "memory"
171 );
172 local_irq_restore(flags);
173
174 return (oldbit != 0);
175}
176
177
178
179
180
181
182
183
184
185static __inline__ int test_and_clear_bit(int nr, volatile void * addr)
186{
187 __u32 mask, oldbit;
188 volatile __u32 *a = addr;
189 unsigned long flags;
190 unsigned long tmp;
191
192 a += (nr >> 5);
193 mask = (1 << (nr & 0x1F));
194
195 local_irq_save(flags);
196
197 __asm__ __volatile__ (
198 DCACHE_CLEAR("%0", "%1", "%3")
199 M32R_LOCK" %0, @%3; \n\t"
200 "mv %1, %0; \n\t"
201 "and %0, %2; \n\t"
202 "not %2, %2; \n\t"
203 "and %1, %2; \n\t"
204 M32R_UNLOCK" %1, @%3; \n\t"
205 : "=&r" (oldbit), "=&r" (tmp), "+r" (mask)
206 : "r" (a)
207 : "memory"
208 );
209 local_irq_restore(flags);
210
211 return (oldbit != 0);
212}
213
214
215
216
217
218
219
220
221
222static __inline__ int test_and_change_bit(int nr, volatile void * addr)
223{
224 __u32 mask, oldbit;
225 volatile __u32 *a = addr;
226 unsigned long flags;
227 unsigned long tmp;
228
229 a += (nr >> 5);
230 mask = (1 << (nr & 0x1F));
231
232 local_irq_save(flags);
233 __asm__ __volatile__ (
234 DCACHE_CLEAR("%0", "%1", "%2")
235 M32R_LOCK" %0, @%2; \n\t"
236 "mv %1, %0; \n\t"
237 "and %0, %3; \n\t"
238 "xor %1, %3; \n\t"
239 M32R_UNLOCK" %1, @%2; \n\t"
240 : "=&r" (oldbit), "=&r" (tmp)
241 : "r" (a), "r" (mask)
242 : "memory"
243 );
244 local_irq_restore(flags);
245
246 return (oldbit != 0);
247}
248
249#include <asm-generic/bitops/non-atomic.h>
250#include <asm-generic/bitops/ffz.h>
251#include <asm-generic/bitops/__ffs.h>
252#include <asm-generic/bitops/fls.h>
253#include <asm-generic/bitops/__fls.h>
254#include <asm-generic/bitops/fls64.h>
255
256#ifdef __KERNEL__
257
258#include <asm-generic/bitops/sched.h>
259#include <asm-generic/bitops/find.h>
260#include <asm-generic/bitops/ffs.h>
261#include <asm-generic/bitops/hweight.h>
262#include <asm-generic/bitops/lock.h>
263
264#endif
265
266#ifdef __KERNEL__
267
268#include <asm-generic/bitops/le.h>
269#include <asm-generic/bitops/ext2-atomic.h>
270
271#endif
272
273#endif
274