1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28#include "virtgpu_drv.h"
29#include <drm/drm_crtc_helper.h>
30#include <drm/drm_atomic_helper.h>
31
32#define XRES_MIN 320
33#define YRES_MIN 200
34
35#define XRES_DEF 1024
36#define YRES_DEF 768
37
38#define XRES_MAX 8192
39#define YRES_MAX 8192
40
41static void virtio_gpu_crtc_gamma_set(struct drm_crtc *crtc,
42 u16 *red, u16 *green, u16 *blue,
43 uint32_t start, uint32_t size)
44{
45
46}
47
48static void
49virtio_gpu_hide_cursor(struct virtio_gpu_device *vgdev,
50 struct virtio_gpu_output *output)
51{
52 output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
53 output->cursor.resource_id = 0;
54 virtio_gpu_cursor_ping(vgdev, output);
55}
56
57static int virtio_gpu_crtc_cursor_set(struct drm_crtc *crtc,
58 struct drm_file *file_priv,
59 uint32_t handle,
60 uint32_t width,
61 uint32_t height,
62 int32_t hot_x, int32_t hot_y)
63{
64 struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
65 struct virtio_gpu_output *output =
66 container_of(crtc, struct virtio_gpu_output, crtc);
67 struct drm_gem_object *gobj = NULL;
68 struct virtio_gpu_object *qobj = NULL;
69 struct virtio_gpu_fence *fence = NULL;
70 int ret = 0;
71
72 if (handle == 0) {
73 virtio_gpu_hide_cursor(vgdev, output);
74 return 0;
75 }
76
77
78 gobj = drm_gem_object_lookup(crtc->dev, file_priv, handle);
79 if (gobj == NULL)
80 return -ENOENT;
81
82 qobj = gem_to_virtio_gpu_obj(gobj);
83
84 if (!qobj->hw_res_handle) {
85 ret = -EINVAL;
86 goto out;
87 }
88
89 virtio_gpu_cmd_transfer_to_host_2d(vgdev, qobj->hw_res_handle, 0,
90 cpu_to_le32(64),
91 cpu_to_le32(64),
92 0, 0, &fence);
93 ret = virtio_gpu_object_reserve(qobj, false);
94 if (!ret) {
95 reservation_object_add_excl_fence(qobj->tbo.resv,
96 &fence->f);
97 fence_put(&fence->f);
98 virtio_gpu_object_unreserve(qobj);
99 virtio_gpu_object_wait(qobj, false);
100 }
101
102 output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
103 output->cursor.resource_id = cpu_to_le32(qobj->hw_res_handle);
104 output->cursor.hot_x = cpu_to_le32(hot_x);
105 output->cursor.hot_y = cpu_to_le32(hot_y);
106 virtio_gpu_cursor_ping(vgdev, output);
107 ret = 0;
108
109out:
110 drm_gem_object_unreference_unlocked(gobj);
111 return ret;
112}
113
114static int virtio_gpu_crtc_cursor_move(struct drm_crtc *crtc,
115 int x, int y)
116{
117 struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
118 struct virtio_gpu_output *output =
119 container_of(crtc, struct virtio_gpu_output, crtc);
120
121 output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_MOVE_CURSOR);
122 output->cursor.pos.x = cpu_to_le32(x);
123 output->cursor.pos.y = cpu_to_le32(y);
124 virtio_gpu_cursor_ping(vgdev, output);
125 return 0;
126}
127
128static int virtio_gpu_page_flip(struct drm_crtc *crtc,
129 struct drm_framebuffer *fb,
130 struct drm_pending_vblank_event *event,
131 uint32_t flags)
132{
133 struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
134 struct virtio_gpu_output *output =
135 container_of(crtc, struct virtio_gpu_output, crtc);
136 struct drm_plane *plane = crtc->primary;
137 struct virtio_gpu_framebuffer *vgfb;
138 struct virtio_gpu_object *bo;
139 unsigned long irqflags;
140 uint32_t handle;
141
142 plane->fb = fb;
143 vgfb = to_virtio_gpu_framebuffer(plane->fb);
144 bo = gem_to_virtio_gpu_obj(vgfb->obj);
145 handle = bo->hw_res_handle;
146
147 DRM_DEBUG("handle 0x%x%s, crtc %dx%d\n", handle,
148 bo->dumb ? ", dumb" : "",
149 crtc->mode.hdisplay, crtc->mode.vdisplay);
150 if (bo->dumb) {
151 virtio_gpu_cmd_transfer_to_host_2d
152 (vgdev, handle, 0,
153 cpu_to_le32(crtc->mode.hdisplay),
154 cpu_to_le32(crtc->mode.vdisplay),
155 0, 0, NULL);
156 }
157 virtio_gpu_cmd_set_scanout(vgdev, output->index, handle,
158 crtc->mode.hdisplay,
159 crtc->mode.vdisplay, 0, 0);
160 virtio_gpu_cmd_resource_flush(vgdev, handle, 0, 0,
161 crtc->mode.hdisplay,
162 crtc->mode.vdisplay);
163
164 if (event) {
165 spin_lock_irqsave(&crtc->dev->event_lock, irqflags);
166 drm_send_vblank_event(crtc->dev, -1, event);
167 spin_unlock_irqrestore(&crtc->dev->event_lock, irqflags);
168 }
169
170 return 0;
171}
172
173static const struct drm_crtc_funcs virtio_gpu_crtc_funcs = {
174 .cursor_set2 = virtio_gpu_crtc_cursor_set,
175 .cursor_move = virtio_gpu_crtc_cursor_move,
176 .gamma_set = virtio_gpu_crtc_gamma_set,
177 .set_config = drm_atomic_helper_set_config,
178 .destroy = drm_crtc_cleanup,
179
180 .page_flip = virtio_gpu_page_flip,
181 .reset = drm_atomic_helper_crtc_reset,
182 .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
183 .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
184};
185
186static void virtio_gpu_user_framebuffer_destroy(struct drm_framebuffer *fb)
187{
188 struct virtio_gpu_framebuffer *virtio_gpu_fb
189 = to_virtio_gpu_framebuffer(fb);
190
191 if (virtio_gpu_fb->obj)
192 drm_gem_object_unreference_unlocked(virtio_gpu_fb->obj);
193 drm_framebuffer_cleanup(fb);
194 kfree(virtio_gpu_fb);
195}
196
197static int
198virtio_gpu_framebuffer_surface_dirty(struct drm_framebuffer *fb,
199 struct drm_file *file_priv,
200 unsigned flags, unsigned color,
201 struct drm_clip_rect *clips,
202 unsigned num_clips)
203{
204 struct virtio_gpu_framebuffer *virtio_gpu_fb
205 = to_virtio_gpu_framebuffer(fb);
206
207 return virtio_gpu_surface_dirty(virtio_gpu_fb, clips, num_clips);
208}
209
210static const struct drm_framebuffer_funcs virtio_gpu_fb_funcs = {
211 .destroy = virtio_gpu_user_framebuffer_destroy,
212 .dirty = virtio_gpu_framebuffer_surface_dirty,
213};
214
215int
216virtio_gpu_framebuffer_init(struct drm_device *dev,
217 struct virtio_gpu_framebuffer *vgfb,
218 const struct drm_mode_fb_cmd2 *mode_cmd,
219 struct drm_gem_object *obj)
220{
221 int ret;
222 struct virtio_gpu_object *bo;
223 vgfb->obj = obj;
224
225 bo = gem_to_virtio_gpu_obj(obj);
226
227 ret = drm_framebuffer_init(dev, &vgfb->base, &virtio_gpu_fb_funcs);
228 if (ret) {
229 vgfb->obj = NULL;
230 return ret;
231 }
232 drm_helper_mode_fill_fb_struct(&vgfb->base, mode_cmd);
233
234 spin_lock_init(&vgfb->dirty_lock);
235 vgfb->x1 = vgfb->y1 = INT_MAX;
236 vgfb->x2 = vgfb->y2 = 0;
237 return 0;
238}
239
240static bool virtio_gpu_crtc_mode_fixup(struct drm_crtc *crtc,
241 const struct drm_display_mode *mode,
242 struct drm_display_mode *adjusted_mode)
243{
244 return true;
245}
246
247static void virtio_gpu_crtc_mode_set_nofb(struct drm_crtc *crtc)
248{
249 struct drm_device *dev = crtc->dev;
250 struct virtio_gpu_device *vgdev = dev->dev_private;
251 struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
252
253 virtio_gpu_cmd_set_scanout(vgdev, output->index, 0,
254 crtc->mode.hdisplay,
255 crtc->mode.vdisplay, 0, 0);
256}
257
258static void virtio_gpu_crtc_enable(struct drm_crtc *crtc)
259{
260}
261
262static void virtio_gpu_crtc_disable(struct drm_crtc *crtc)
263{
264 struct drm_device *dev = crtc->dev;
265 struct virtio_gpu_device *vgdev = dev->dev_private;
266 struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
267
268 virtio_gpu_cmd_set_scanout(vgdev, output->index, 0, 0, 0, 0, 0);
269}
270
271static int virtio_gpu_crtc_atomic_check(struct drm_crtc *crtc,
272 struct drm_crtc_state *state)
273{
274 return 0;
275}
276
277static const struct drm_crtc_helper_funcs virtio_gpu_crtc_helper_funcs = {
278 .enable = virtio_gpu_crtc_enable,
279 .disable = virtio_gpu_crtc_disable,
280 .mode_fixup = virtio_gpu_crtc_mode_fixup,
281 .mode_set_nofb = virtio_gpu_crtc_mode_set_nofb,
282 .atomic_check = virtio_gpu_crtc_atomic_check,
283};
284
285static bool virtio_gpu_enc_mode_fixup(struct drm_encoder *encoder,
286 const struct drm_display_mode *mode,
287 struct drm_display_mode *adjusted_mode)
288{
289 return true;
290}
291
292static void virtio_gpu_enc_mode_set(struct drm_encoder *encoder,
293 struct drm_display_mode *mode,
294 struct drm_display_mode *adjusted_mode)
295{
296}
297
298static void virtio_gpu_enc_enable(struct drm_encoder *encoder)
299{
300}
301
302static void virtio_gpu_enc_disable(struct drm_encoder *encoder)
303{
304}
305
306static int virtio_gpu_conn_get_modes(struct drm_connector *connector)
307{
308 struct virtio_gpu_output *output =
309 drm_connector_to_virtio_gpu_output(connector);
310 struct drm_display_mode *mode = NULL;
311 int count, width, height;
312
313 width = le32_to_cpu(output->info.r.width);
314 height = le32_to_cpu(output->info.r.height);
315 count = drm_add_modes_noedid(connector, XRES_MAX, YRES_MAX);
316
317 if (width == 0 || height == 0) {
318 width = XRES_DEF;
319 height = YRES_DEF;
320 drm_set_preferred_mode(connector, XRES_DEF, YRES_DEF);
321 } else {
322 DRM_DEBUG("add mode: %dx%d\n", width, height);
323 mode = drm_cvt_mode(connector->dev, width, height, 60,
324 false, false, false);
325 mode->type |= DRM_MODE_TYPE_PREFERRED;
326 drm_mode_probed_add(connector, mode);
327 count++;
328 }
329
330 return count;
331}
332
333static int virtio_gpu_conn_mode_valid(struct drm_connector *connector,
334 struct drm_display_mode *mode)
335{
336 struct virtio_gpu_output *output =
337 drm_connector_to_virtio_gpu_output(connector);
338 int width, height;
339
340 width = le32_to_cpu(output->info.r.width);
341 height = le32_to_cpu(output->info.r.height);
342
343 if (!(mode->type & DRM_MODE_TYPE_PREFERRED))
344 return MODE_OK;
345 if (mode->hdisplay == XRES_DEF && mode->vdisplay == YRES_DEF)
346 return MODE_OK;
347 if (mode->hdisplay <= width && mode->hdisplay >= width - 16 &&
348 mode->vdisplay <= height && mode->vdisplay >= height - 16)
349 return MODE_OK;
350
351 DRM_DEBUG("del mode: %dx%d\n", mode->hdisplay, mode->vdisplay);
352 return MODE_BAD;
353}
354
355static struct drm_encoder*
356virtio_gpu_best_encoder(struct drm_connector *connector)
357{
358 struct virtio_gpu_output *virtio_gpu_output =
359 drm_connector_to_virtio_gpu_output(connector);
360
361 return &virtio_gpu_output->enc;
362}
363
364static const struct drm_encoder_helper_funcs virtio_gpu_enc_helper_funcs = {
365 .mode_fixup = virtio_gpu_enc_mode_fixup,
366 .mode_set = virtio_gpu_enc_mode_set,
367 .enable = virtio_gpu_enc_enable,
368 .disable = virtio_gpu_enc_disable,
369};
370
371static const struct drm_connector_helper_funcs virtio_gpu_conn_helper_funcs = {
372 .get_modes = virtio_gpu_conn_get_modes,
373 .mode_valid = virtio_gpu_conn_mode_valid,
374 .best_encoder = virtio_gpu_best_encoder,
375};
376
377static enum drm_connector_status virtio_gpu_conn_detect(
378 struct drm_connector *connector,
379 bool force)
380{
381 struct virtio_gpu_output *output =
382 drm_connector_to_virtio_gpu_output(connector);
383
384 if (output->info.enabled)
385 return connector_status_connected;
386 else
387 return connector_status_disconnected;
388}
389
390static void virtio_gpu_conn_destroy(struct drm_connector *connector)
391{
392 struct virtio_gpu_output *virtio_gpu_output =
393 drm_connector_to_virtio_gpu_output(connector);
394
395 drm_connector_unregister(connector);
396 drm_connector_cleanup(connector);
397 kfree(virtio_gpu_output);
398}
399
400static const struct drm_connector_funcs virtio_gpu_connector_funcs = {
401 .dpms = drm_atomic_helper_connector_dpms,
402 .detect = virtio_gpu_conn_detect,
403 .fill_modes = drm_helper_probe_single_connector_modes,
404 .destroy = virtio_gpu_conn_destroy,
405 .reset = drm_atomic_helper_connector_reset,
406 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
407 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
408};
409
410static const struct drm_encoder_funcs virtio_gpu_enc_funcs = {
411 .destroy = drm_encoder_cleanup,
412};
413
414static int vgdev_output_init(struct virtio_gpu_device *vgdev, int index)
415{
416 struct drm_device *dev = vgdev->ddev;
417 struct virtio_gpu_output *output = vgdev->outputs + index;
418 struct drm_connector *connector = &output->conn;
419 struct drm_encoder *encoder = &output->enc;
420 struct drm_crtc *crtc = &output->crtc;
421 struct drm_plane *plane;
422
423 output->index = index;
424 if (index == 0) {
425 output->info.enabled = cpu_to_le32(true);
426 output->info.r.width = cpu_to_le32(XRES_DEF);
427 output->info.r.height = cpu_to_le32(YRES_DEF);
428 }
429
430 plane = virtio_gpu_plane_init(vgdev, index);
431 if (IS_ERR(plane))
432 return PTR_ERR(plane);
433 drm_crtc_init_with_planes(dev, crtc, plane, NULL,
434 &virtio_gpu_crtc_funcs, NULL);
435 drm_mode_crtc_set_gamma_size(crtc, 256);
436 drm_crtc_helper_add(crtc, &virtio_gpu_crtc_helper_funcs);
437 plane->crtc = crtc;
438
439 drm_connector_init(dev, connector, &virtio_gpu_connector_funcs,
440 DRM_MODE_CONNECTOR_VIRTUAL);
441 drm_connector_helper_add(connector, &virtio_gpu_conn_helper_funcs);
442
443 drm_encoder_init(dev, encoder, &virtio_gpu_enc_funcs,
444 DRM_MODE_ENCODER_VIRTUAL, NULL);
445 drm_encoder_helper_add(encoder, &virtio_gpu_enc_helper_funcs);
446 encoder->possible_crtcs = 1 << index;
447
448 drm_mode_connector_attach_encoder(connector, encoder);
449 drm_connector_register(connector);
450 return 0;
451}
452
453static struct drm_framebuffer *
454virtio_gpu_user_framebuffer_create(struct drm_device *dev,
455 struct drm_file *file_priv,
456 const struct drm_mode_fb_cmd2 *mode_cmd)
457{
458 struct drm_gem_object *obj = NULL;
459 struct virtio_gpu_framebuffer *virtio_gpu_fb;
460 int ret;
461
462
463 obj = drm_gem_object_lookup(dev, file_priv, mode_cmd->handles[0]);
464 if (!obj)
465 return ERR_PTR(-EINVAL);
466
467 virtio_gpu_fb = kzalloc(sizeof(*virtio_gpu_fb), GFP_KERNEL);
468 if (virtio_gpu_fb == NULL)
469 return ERR_PTR(-ENOMEM);
470
471 ret = virtio_gpu_framebuffer_init(dev, virtio_gpu_fb, mode_cmd, obj);
472 if (ret) {
473 kfree(virtio_gpu_fb);
474 if (obj)
475 drm_gem_object_unreference_unlocked(obj);
476 return NULL;
477 }
478
479 return &virtio_gpu_fb->base;
480}
481
482static const struct drm_mode_config_funcs virtio_gpu_mode_funcs = {
483 .fb_create = virtio_gpu_user_framebuffer_create,
484 .atomic_check = drm_atomic_helper_check,
485 .atomic_commit = drm_atomic_helper_commit,
486};
487
488int virtio_gpu_modeset_init(struct virtio_gpu_device *vgdev)
489{
490 int i;
491
492 drm_mode_config_init(vgdev->ddev);
493 vgdev->ddev->mode_config.funcs = (void *)&virtio_gpu_mode_funcs;
494
495
496 vgdev->ddev->mode_config.min_width = XRES_MIN;
497 vgdev->ddev->mode_config.min_height = YRES_MIN;
498 vgdev->ddev->mode_config.max_width = XRES_MAX;
499 vgdev->ddev->mode_config.max_height = YRES_MAX;
500
501 for (i = 0 ; i < vgdev->num_scanouts; ++i)
502 vgdev_output_init(vgdev, i);
503
504 drm_mode_config_reset(vgdev->ddev);
505 return 0;
506}
507
508void virtio_gpu_modeset_fini(struct virtio_gpu_device *vgdev)
509{
510 virtio_gpu_fbdev_fini(vgdev);
511 drm_mode_config_cleanup(vgdev->ddev);
512}
513
