1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#ifndef _INTEL_DSI_H
25#define _INTEL_DSI_H
26
27#include <drm/drmP.h>
28#include <drm/drm_crtc.h>
29#include <drm/drm_mipi_dsi.h>
30#include "intel_drv.h"
31
32
33#define DSI_DUAL_LINK_NONE 0
34#define DSI_DUAL_LINK_FRONT_BACK 1
35#define DSI_DUAL_LINK_PIXEL_ALT 2
36
37struct intel_dsi_host;
38
39struct intel_dsi {
40 struct intel_encoder base;
41
42 struct drm_panel *panel;
43 struct intel_dsi_host *dsi_hosts[I915_MAX_PORTS];
44
45
46 struct gpio_desc *gpio_panel;
47
48 struct intel_connector *attached_connector;
49
50
51 u16 ports;
52
53
54 bool hs;
55
56
57 int channel;
58
59
60 u16 operation_mode;
61
62
63 unsigned int lane_count;
64
65
66
67
68
69
70 enum mipi_dsi_pixel_format pixel_format;
71
72
73 u32 video_mode_format;
74
75
76 u8 eotp_pkt;
77 u8 clock_stop;
78
79 u8 escape_clk_div;
80 u8 dual_link;
81
82 u16 dcs_backlight_ports;
83 u16 dcs_cabc_ports;
84
85 u8 pixel_overlap;
86 u32 port_bits;
87 u32 bw_timer;
88 u32 dphy_reg;
89 u32 video_frmt_cfg_bits;
90 u16 lp_byte_clk;
91
92
93 u16 lp_rx_timeout;
94 u16 turn_arnd_val;
95 u16 rst_timer_val;
96 u16 hs_to_lp_count;
97 u16 clk_lp_to_hs_count;
98 u16 clk_hs_to_lp_count;
99
100 u16 init_count;
101 u32 pclk;
102 u16 burst_mode_ratio;
103
104
105 u16 backlight_off_delay;
106 u16 backlight_on_delay;
107 u16 panel_on_delay;
108 u16 panel_off_delay;
109 u16 panel_pwr_cycle_delay;
110};
111
112struct intel_dsi_host {
113 struct mipi_dsi_host base;
114 struct intel_dsi *intel_dsi;
115 enum port port;
116
117
118 struct mipi_dsi_device *device;
119};
120
121static inline struct intel_dsi_host *to_intel_dsi_host(struct mipi_dsi_host *h)
122{
123 return container_of(h, struct intel_dsi_host, base);
124}
125
126#define for_each_dsi_port(__port, __ports_mask) for_each_port_masked(__port, __ports_mask)
127
128static inline struct intel_dsi *enc_to_intel_dsi(struct drm_encoder *encoder)
129{
130 return container_of(encoder, struct intel_dsi, base.base);
131}
132
133bool intel_dsi_pll_is_enabled(struct drm_i915_private *dev_priv);
134int intel_compute_dsi_pll(struct intel_encoder *encoder,
135 struct intel_crtc_state *config);
136void intel_enable_dsi_pll(struct intel_encoder *encoder,
137 const struct intel_crtc_state *config);
138void intel_disable_dsi_pll(struct intel_encoder *encoder);
139u32 intel_dsi_get_pclk(struct intel_encoder *encoder, int pipe_bpp,
140 struct intel_crtc_state *config);
141void intel_dsi_reset_clocks(struct intel_encoder *encoder,
142 enum port port);
143
144struct drm_panel *vbt_panel_init(struct intel_dsi *intel_dsi, u16 panel_id);
145enum mipi_dsi_pixel_format pixel_format_from_register_bits(u32 fmt);
146
147#endif
148