1
2
3
4
5
6
7
8
9#ifndef DRM_TEGRA_MIPI_PHY_H
10#define DRM_TEGRA_MIPI_PHY_H
11
12
13
14
15
16
17
18
19
20
21struct mipi_dphy_timing {
22 unsigned int clkmiss;
23 unsigned int clkpost;
24 unsigned int clkpre;
25 unsigned int clkprepare;
26 unsigned int clksettle;
27 unsigned int clktermen;
28 unsigned int clktrail;
29 unsigned int clkzero;
30 unsigned int dtermen;
31 unsigned int eot;
32 unsigned int hsexit;
33 unsigned int hsprepare;
34 unsigned int hszero;
35 unsigned int hssettle;
36 unsigned int hsskip;
37 unsigned int hstrail;
38 unsigned int init;
39 unsigned int lpx;
40 unsigned int taget;
41 unsigned int tago;
42 unsigned int tasure;
43 unsigned int wakeup;
44};
45
46int mipi_dphy_timing_get_default(struct mipi_dphy_timing *timing,
47 unsigned long period);
48int mipi_dphy_timing_validate(struct mipi_dphy_timing *timing,
49 unsigned long period);
50
51#endif
52