/*
 * Copyright (C) 2011 Marvell International Ltd. All rights reserved.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#ifndef __ASM_ARCH_REGS_USB_H
#define __ASM_ARCH_REGS_USB_H

#define PXA168_U2O_REGBASE      (0xd4208000)
#define PXA168_U2O_PHYBASE      (0xd4207000)

#define PXA168_U2H_REGBASE      (0xd4209000)
#define PXA168_U2H_PHYBASE      (0xd4206000)

#define MMP3_HSIC1_REGBASE      (0xf0001000)
#define MMP3_HSIC1_PHYBASE      (0xf0001800)

#define MMP3_HSIC2_REGBASE      (0xf0002000)
#define MMP3_HSIC2_PHYBASE      (0xf0002800)

#define MMP3_FSIC_REGBASE       (0xf0003000)
#define MMP3_FSIC_PHYBASE       (0xf0003800)


#define USB_REG_RANGE           (0x1ff)
#define USB_PHY_RANGE           (0xff)

/* registers */
#define U2x_CAPREGS_OFFSET       0x100

/* phy regs */
#define UTMI_REVISION           0x0
#define UTMI_CTRL               0x4
#define UTMI_PLL                0x8
#define UTMI_TX                 0xc
#define UTMI_RX                 0x10
#define UTMI_IVREF              0x14
#define UTMI_T0                 0x18
#define UTMI_T1                 0x1c
#define UTMI_T2                 0x20
#define UTMI_T3                 0x24
#define UTMI_T4                 0x28
#define UTMI_T5                 0x2c
#define UTMI_RESERVE            0x30
#define UTMI_USB_INT            0x34
#define UTMI_DBG_CTL            0x38
#define UTMI_OTG_ADDON          0x3c

/* For UTMICTRL Register */
#define UTMI_CTRL_USB_CLK_EN                    (1 << 31)
/* pxa168 */
#define UTMI_CTRL_SUSPEND_SET1                  (1 << 30)
#define UTMI_CTRL_SUSPEND_SET2                  (1 << 29)
#define UTMI_CTRL_RXBUF_PDWN                    (1 << 24)
#define UTMI_CTRL_TXBUF_PDWN                    (1 << 11)

#define UTMI_CTRL_INPKT_DELAY_SHIFT             30
#define UTMI_CTRL_INPKT_DELAY_SOF_SHIFT         28
#define UTMI_CTRL_PU_REF_SHIFT                  20
#define UTMI_CTRL_ARC_PULLDN_SHIFT              12
#define UTMI_CTRL_PLL_PWR_UP_SHIFT              1
#define UTMI_CTRL_PWR_UP_SHIFT                  0

/* For UTMI_PLL Register */
#define UTMI_PLL_PLLCALI12_SHIFT                29
#define UTMI_PLL_PLLCALI12_MASK                 (0x3 << 29)

#define UTMI_PLL_PLLVDD18_SHIFT                 27
#define UTMI_PLL_PLLVDD18_MASK                  (0x3 << 27)

#define UTMI_PLL_PLLVDD12_SHIFT                 25
#define UTMI_PLL_PLLVDD12_MASK                  (0x3 << 25)

#define UTMI_PLL_CLK_BLK_EN_SHIFT               24
#define CLK_BLK_EN                              (0x1 << 24)
#define PLL_READY                               (0x1 << 23)
#define KVCO_EXT                                (0x1 << 22)
#define VCOCAL_START                            (0x1 << 21)

#define UTMI_PLL_KVCO_SHIFT                     15
#define UTMI_PLL_KVCO_MASK                      (0x7 << 15)

#define UTMI_PLL_ICP_SHIFT                      12
#define UTMI_PLL_ICP_MASK                       (0x7 << 12)

#define UTMI_PLL_FBDIV_SHIFT                    4
#define UTMI_PLL_FBDIV_MASK                     (0xFF << 4)

#define UTMI_PLL_REFDIV_SHIFT                   0
#define UTMI_PLL_REFDIV_MASK                    (0xF << 0)

/* For UTMI_TX Register */
#define UTMI_TX_REG_EXT_FS_RCAL_SHIFT           27
#define UTMI_TX_REG_EXT_FS_RCAL_MASK            (0xf << 27)

#define UTMI_TX_REG_EXT_FS_RCAL_EN_SHIFT        26
#define UTMI_TX_REG_EXT_FS_RCAL_EN_MASK         (0x1 << 26)

#define UTMI_TX_TXVDD12_SHIFT                   22
#define UTMI_TX_TXVDD12_MASK                    (0x3 << 22)

#define UTMI_TX_CK60_PHSEL_SHIFT                17
#define UTMI_TX_CK60_PHSEL_MASK                 (0xf << 17)

#define UTMI_TX_IMPCAL_VTH_SHIFT                14
#define UTMI_TX_IMPCAL_VTH_MASK                 (0x7 << 14)

#define REG_RCAL_START                          (0x1 << 12)

#define UTMI_TX_LOW_VDD_EN_SHIFT                11

#define UTMI_TX_AMP_SHIFT                       0
#define UTMI_TX_AMP_MASK                        (0x7 << 0)

/* For UTMI_RX Register */
#define UTMI_REG_SQ_LENGTH_SHIFT                15
#define UTMI_REG_SQ_LENGTH_MASK                 (0x3 << 15)

#define UTMI_RX_SQ_THRESH_SHIFT                 4
#define UTMI_RX_SQ_THRESH_MASK                  (0xf << 4)

#define UTMI_OTG_ADDON_OTG_ON                   (1 << 0)

/* For MMP3 USB Phy */
#define USB2_PLL_REG0           0x4
#define USB2_PLL_REG1           0x8
#define USB2_TX_REG0            0x10
#define USB2_TX_REG1            0x14
#define USB2_TX_REG2            0x18
#define USB2_RX_REG0            0x20
#define USB2_RX_REG1            0x24
#define USB2_RX_REG2            0x28
#define USB2_ANA_REG0           0x30
#define USB2_ANA_REG1           0x34
#define USB2_ANA_REG2           0x38
#define USB2_DIG_REG0           0x3C
#define USB2_DIG_REG1           0x40
#define USB2_DIG_REG2           0x44
#define USB2_DIG_REG3           0x48
#define USB2_TEST_REG0          0x4C
#define USB2_TEST_REG1          0x50
#define USB2_TEST_REG2          0x54
#define USB2_CHARGER_REG0       0x58
#define USB2_OTG_REG0           0x5C
#define USB2_PHY_MON0           0x60
#define USB2_RESETVE_REG0       0x64
#define USB2_ICID_REG0          0x78
#define USB2_ICID_REG1          0x7C

/* USB2_PLL_REG0 */
/* This is for Ax stepping */
#define USB2_PLL_FBDIV_SHIFT_MMP3               0
#define USB2_PLL_FBDIV_MASK_MMP3                (0xFF << 0)

#define USB2_PLL_REFDIV_SHIFT_MMP3              8
#define USB2_PLL_REFDIV_MASK_MMP3               (0xF << 8)

#define USB2_PLL_VDD12_SHIFT_MMP3               12
#define USB2_PLL_VDD18_SHIFT_MMP3               14

/* This is for B0 stepping */
#define USB2_PLL_FBDIV_SHIFT_MMP3_B0            0
#define USB2_PLL_REFDIV_SHIFT_MMP3_B0           9
#define USB2_PLL_VDD18_SHIFT_MMP3_B0            14
#define USB2_PLL_FBDIV_MASK_MMP3_B0             0x01FF
#define USB2_PLL_REFDIV_MASK_MMP3_B0            0x3E00

#define USB2_PLL_CAL12_SHIFT_MMP3               0
#define USB2_PLL_CALI12_MASK_MMP3               (0x3 << 0)

#define USB2_PLL_VCOCAL_START_SHIFT_MMP3        2

#define USB2_PLL_KVCO_SHIFT_MMP3                4
#define USB2_PLL_KVCO_MASK_MMP3                 (0x7<<4)

#define USB2_PLL_ICP_SHIFT_MMP3                 8
#define USB2_PLL_ICP_MASK_MMP3                  (0x7<<8)

#define USB2_PLL_LOCK_BYPASS_SHIFT_MMP3         12

#define USB2_PLL_PU_PLL_SHIFT_MMP3              13
#define USB2_PLL_PU_PLL_MASK                    (0x1 << 13)

#define USB2_PLL_READY_MASK_MMP3                (0x1 << 15)

/* USB2_TX_REG0 */
#define USB2_TX_IMPCAL_VTH_SHIFT_MMP3           8
#define USB2_TX_IMPCAL_VTH_MASK_MMP3            (0x7 << 8)

#define USB2_TX_RCAL_START_SHIFT_MMP3           13

/* USB2_TX_REG1 */
#define USB2_TX_CK60_PHSEL_SHIFT_MMP3           0
#define USB2_TX_CK60_PHSEL_MASK_MMP3            (0xf << 0)

#define USB2_TX_AMP_SHIFT_MMP3                  4
#define USB2_TX_AMP_MASK_MMP3                   (0x7 << 4)

#define USB2_TX_VDD12_SHIFT_MMP3                8
#define USB2_TX_VDD12_MASK_MMP3                 (0x3 << 8)

/* USB2_TX_REG2 */
#define USB2_TX_DRV_SLEWRATE_SHIFT              10

/* USB2_RX_REG0 */
#define USB2_RX_SQ_THRESH_SHIFT_MMP3            4
#define USB2_RX_SQ_THRESH_MASK_MMP3             (0xf << 4)

#define USB2_RX_SQ_LENGTH_SHIFT_MMP3            10
#define USB2_RX_SQ_LENGTH_MASK_MMP3             (0x3 << 10)

/* USB2_ANA_REG1*/
#define USB2_ANA_PU_ANA_SHIFT_MMP3              14

/* USB2_OTG_REG0 */
#define USB2_OTG_PU_OTG_SHIFT_MMP3              3

/* fsic registers */
#define FSIC_MISC                       0x4
#define FSIC_INT                        0x28
#define FSIC_CTRL                       0x30

/* HSIC registers */
#define HSIC_PAD_CTRL                   0x4

#define HSIC_CTRL                       0x8
#define HSIC_CTRL_HSIC_ENABLE           (1<<7)
#define HSIC_CTRL_PLL_BYPASS            (1<<4)

#define TEST_GRP_0                      0xc
#define TEST_GRP_1                      0x10

#define HSIC_INT                        0x14
#define HSIC_INT_READY_INT_EN           (1<<10)
#define HSIC_INT_CONNECT_INT_EN         (1<<9)
#define HSIC_INT_CORE_INT_EN            (1<<8)
#define HSIC_INT_HS_READY               (1<<2)
#define HSIC_INT_CONNECT                (1<<1)
#define HSIC_INT_CORE                   (1<<0)

#define HSIC_CONFIG                     0x18
#define USBHSIC_CTRL                    0x20

#define HSIC_USB_CTRL                   0x28
#define HSIC_USB_CTRL_CLKEN             1
#define HSIC_USB_CLK_PHY                0x0
#define HSIC_USB_CLK_PMU                0x1

#endif /* __ASM_ARCH_PXA_U2O_H */