1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28#include <drm/drm_dp_helper.h>
29#include <drm/drmP.h>
30#include <drm/i915_drm.h>
31#include "i915_drv.h"
32
33#define _INTEL_BIOS_PRIVATE
34#include "intel_vbt_defs.h"
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58#define SLAVE_ADDR1 0x70
59#define SLAVE_ADDR2 0x72
60
61
62static u32 _get_blocksize(const u8 *block_base)
63{
64
65 if (*block_base == BDB_MIPI_SEQUENCE && *(block_base + 3) >= 3)
66 return *((const u32 *)(block_base + 4));
67 else
68 return *((const u16 *)(block_base + 1));
69}
70
71
72static u32 get_blocksize(const void *block_data)
73{
74 return _get_blocksize(block_data - 3);
75}
76
77static const void *
78find_section(const void *_bdb, int section_id)
79{
80 const struct bdb_header *bdb = _bdb;
81 const u8 *base = _bdb;
82 int index = 0;
83 u32 total, current_size;
84 u8 current_id;
85
86
87 index += bdb->header_size;
88 total = bdb->bdb_size;
89
90
91 while (index + 3 < total) {
92 current_id = *(base + index);
93 current_size = _get_blocksize(base + index);
94 index += 3;
95
96 if (index + current_size > total)
97 return NULL;
98
99 if (current_id == section_id)
100 return base + index;
101
102 index += current_size;
103 }
104
105 return NULL;
106}
107
108static void
109fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode,
110 const struct lvds_dvo_timing *dvo_timing)
111{
112 panel_fixed_mode->hdisplay = (dvo_timing->hactive_hi << 8) |
113 dvo_timing->hactive_lo;
114 panel_fixed_mode->hsync_start = panel_fixed_mode->hdisplay +
115 ((dvo_timing->hsync_off_hi << 8) | dvo_timing->hsync_off_lo);
116 panel_fixed_mode->hsync_end = panel_fixed_mode->hsync_start +
117 dvo_timing->hsync_pulse_width;
118 panel_fixed_mode->htotal = panel_fixed_mode->hdisplay +
119 ((dvo_timing->hblank_hi << 8) | dvo_timing->hblank_lo);
120
121 panel_fixed_mode->vdisplay = (dvo_timing->vactive_hi << 8) |
122 dvo_timing->vactive_lo;
123 panel_fixed_mode->vsync_start = panel_fixed_mode->vdisplay +
124 dvo_timing->vsync_off;
125 panel_fixed_mode->vsync_end = panel_fixed_mode->vsync_start +
126 dvo_timing->vsync_pulse_width;
127 panel_fixed_mode->vtotal = panel_fixed_mode->vdisplay +
128 ((dvo_timing->vblank_hi << 8) | dvo_timing->vblank_lo);
129 panel_fixed_mode->clock = dvo_timing->clock * 10;
130 panel_fixed_mode->type = DRM_MODE_TYPE_PREFERRED;
131
132 if (dvo_timing->hsync_positive)
133 panel_fixed_mode->flags |= DRM_MODE_FLAG_PHSYNC;
134 else
135 panel_fixed_mode->flags |= DRM_MODE_FLAG_NHSYNC;
136
137 if (dvo_timing->vsync_positive)
138 panel_fixed_mode->flags |= DRM_MODE_FLAG_PVSYNC;
139 else
140 panel_fixed_mode->flags |= DRM_MODE_FLAG_NVSYNC;
141
142 panel_fixed_mode->width_mm = (dvo_timing->himage_hi << 8) |
143 dvo_timing->himage_lo;
144 panel_fixed_mode->height_mm = (dvo_timing->vimage_hi << 8) |
145 dvo_timing->vimage_lo;
146
147
148 if (panel_fixed_mode->hsync_end > panel_fixed_mode->htotal)
149 panel_fixed_mode->htotal = panel_fixed_mode->hsync_end + 1;
150 if (panel_fixed_mode->vsync_end > panel_fixed_mode->vtotal)
151 panel_fixed_mode->vtotal = panel_fixed_mode->vsync_end + 1;
152
153 drm_mode_set_name(panel_fixed_mode);
154}
155
156static const struct lvds_dvo_timing *
157get_lvds_dvo_timing(const struct bdb_lvds_lfp_data *lvds_lfp_data,
158 const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs,
159 int index)
160{
161
162
163
164
165
166
167 int lfp_data_size =
168 lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset -
169 lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
170 int dvo_timing_offset =
171 lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset -
172 lvds_lfp_data_ptrs->ptr[0].fp_timing_offset;
173 char *entry = (char *)lvds_lfp_data->data + lfp_data_size * index;
174
175 return (struct lvds_dvo_timing *)(entry + dvo_timing_offset);
176}
177
178
179
180
181static const struct lvds_fp_timing *
182get_lvds_fp_timing(const struct bdb_header *bdb,
183 const struct bdb_lvds_lfp_data *data,
184 const struct bdb_lvds_lfp_data_ptrs *ptrs,
185 int index)
186{
187 size_t data_ofs = (const u8 *)data - (const u8 *)bdb;
188 u16 data_size = ((const u16 *)data)[-1];
189 size_t ofs;
190
191 if (index >= ARRAY_SIZE(ptrs->ptr))
192 return NULL;
193 ofs = ptrs->ptr[index].fp_timing_offset;
194 if (ofs < data_ofs ||
195 ofs + sizeof(struct lvds_fp_timing) > data_ofs + data_size)
196 return NULL;
197 return (const struct lvds_fp_timing *)((const u8 *)bdb + ofs);
198}
199
200
201static void
202parse_lfp_panel_data(struct drm_i915_private *dev_priv,
203 const struct bdb_header *bdb)
204{
205 const struct bdb_lvds_options *lvds_options;
206 const struct bdb_lvds_lfp_data *lvds_lfp_data;
207 const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs;
208 const struct lvds_dvo_timing *panel_dvo_timing;
209 const struct lvds_fp_timing *fp_timing;
210 struct drm_display_mode *panel_fixed_mode;
211 int panel_type;
212 int drrs_mode;
213 int ret;
214
215 lvds_options = find_section(bdb, BDB_LVDS_OPTIONS);
216 if (!lvds_options)
217 return;
218
219 dev_priv->vbt.lvds_dither = lvds_options->pixel_dither;
220
221 ret = intel_opregion_get_panel_type(dev_priv);
222 if (ret >= 0) {
223 WARN_ON(ret > 0xf);
224 panel_type = ret;
225 DRM_DEBUG_KMS("Panel type: %d (OpRegion)\n", panel_type);
226 } else {
227 if (lvds_options->panel_type > 0xf) {
228 DRM_DEBUG_KMS("Invalid VBT panel type 0x%x\n",
229 lvds_options->panel_type);
230 return;
231 }
232 panel_type = lvds_options->panel_type;
233 DRM_DEBUG_KMS("Panel type: %d (VBT)\n", panel_type);
234 }
235
236 dev_priv->vbt.panel_type = panel_type;
237
238 drrs_mode = (lvds_options->dps_panel_type_bits
239 >> (panel_type * 2)) & MODE_MASK;
240
241
242
243
244
245 switch (drrs_mode) {
246 case 0:
247 dev_priv->vbt.drrs_type = STATIC_DRRS_SUPPORT;
248 DRM_DEBUG_KMS("DRRS supported mode is static\n");
249 break;
250 case 2:
251 dev_priv->vbt.drrs_type = SEAMLESS_DRRS_SUPPORT;
252 DRM_DEBUG_KMS("DRRS supported mode is seamless\n");
253 break;
254 default:
255 dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED;
256 DRM_DEBUG_KMS("DRRS not supported (VBT input)\n");
257 break;
258 }
259
260 lvds_lfp_data = find_section(bdb, BDB_LVDS_LFP_DATA);
261 if (!lvds_lfp_data)
262 return;
263
264 lvds_lfp_data_ptrs = find_section(bdb, BDB_LVDS_LFP_DATA_PTRS);
265 if (!lvds_lfp_data_ptrs)
266 return;
267
268 dev_priv->vbt.lvds_vbt = 1;
269
270 panel_dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
271 lvds_lfp_data_ptrs,
272 panel_type);
273
274 panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
275 if (!panel_fixed_mode)
276 return;
277
278 fill_detail_timing_data(panel_fixed_mode, panel_dvo_timing);
279
280 dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode;
281
282 DRM_DEBUG_KMS("Found panel mode in BIOS VBT tables:\n");
283 drm_mode_debug_printmodeline(panel_fixed_mode);
284
285 fp_timing = get_lvds_fp_timing(bdb, lvds_lfp_data,
286 lvds_lfp_data_ptrs,
287 panel_type);
288 if (fp_timing) {
289
290 if (fp_timing->x_res == panel_fixed_mode->hdisplay &&
291 fp_timing->y_res == panel_fixed_mode->vdisplay) {
292 dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val;
293 DRM_DEBUG_KMS("VBT initial LVDS value %x\n",
294 dev_priv->vbt.bios_lvds_val);
295 }
296 }
297}
298
299static void
300parse_lfp_backlight(struct drm_i915_private *dev_priv,
301 const struct bdb_header *bdb)
302{
303 const struct bdb_lfp_backlight_data *backlight_data;
304 const struct bdb_lfp_backlight_data_entry *entry;
305 int panel_type = dev_priv->vbt.panel_type;
306
307 backlight_data = find_section(bdb, BDB_LVDS_BACKLIGHT);
308 if (!backlight_data)
309 return;
310
311 if (backlight_data->entry_size != sizeof(backlight_data->data[0])) {
312 DRM_DEBUG_KMS("Unsupported backlight data entry size %u\n",
313 backlight_data->entry_size);
314 return;
315 }
316
317 entry = &backlight_data->data[panel_type];
318
319 dev_priv->vbt.backlight.present = entry->type == BDB_BACKLIGHT_TYPE_PWM;
320 if (!dev_priv->vbt.backlight.present) {
321 DRM_DEBUG_KMS("PWM backlight not present in VBT (type %u)\n",
322 entry->type);
323 return;
324 }
325
326 dev_priv->vbt.backlight.type = INTEL_BACKLIGHT_DISPLAY_DDI;
327 if (bdb->version >= 191 &&
328 get_blocksize(backlight_data) >= sizeof(*backlight_data)) {
329 const struct bdb_lfp_backlight_control_method *method;
330
331 method = &backlight_data->backlight_control[panel_type];
332 dev_priv->vbt.backlight.type = method->type;
333 }
334
335 dev_priv->vbt.backlight.pwm_freq_hz = entry->pwm_freq_hz;
336 dev_priv->vbt.backlight.active_low_pwm = entry->active_low_pwm;
337 dev_priv->vbt.backlight.min_brightness = entry->min_brightness;
338 DRM_DEBUG_KMS("VBT backlight PWM modulation frequency %u Hz, "
339 "active %s, min brightness %u, level %u\n",
340 dev_priv->vbt.backlight.pwm_freq_hz,
341 dev_priv->vbt.backlight.active_low_pwm ? "low" : "high",
342 dev_priv->vbt.backlight.min_brightness,
343 backlight_data->level[panel_type]);
344}
345
346
347static void
348parse_sdvo_panel_data(struct drm_i915_private *dev_priv,
349 const struct bdb_header *bdb)
350{
351 const struct lvds_dvo_timing *dvo_timing;
352 struct drm_display_mode *panel_fixed_mode;
353 int index;
354
355 index = i915.vbt_sdvo_panel_type;
356 if (index == -2) {
357 DRM_DEBUG_KMS("Ignore SDVO panel mode from BIOS VBT tables.\n");
358 return;
359 }
360
361 if (index == -1) {
362 const struct bdb_sdvo_lvds_options *sdvo_lvds_options;
363
364 sdvo_lvds_options = find_section(bdb, BDB_SDVO_LVDS_OPTIONS);
365 if (!sdvo_lvds_options)
366 return;
367
368 index = sdvo_lvds_options->panel_type;
369 }
370
371 dvo_timing = find_section(bdb, BDB_SDVO_PANEL_DTDS);
372 if (!dvo_timing)
373 return;
374
375 panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
376 if (!panel_fixed_mode)
377 return;
378
379 fill_detail_timing_data(panel_fixed_mode, dvo_timing + index);
380
381 dev_priv->vbt.sdvo_lvds_vbt_mode = panel_fixed_mode;
382
383 DRM_DEBUG_KMS("Found SDVO panel mode in BIOS VBT tables:\n");
384 drm_mode_debug_printmodeline(panel_fixed_mode);
385}
386
387static int intel_bios_ssc_frequency(struct drm_i915_private *dev_priv,
388 bool alternate)
389{
390 switch (INTEL_INFO(dev_priv)->gen) {
391 case 2:
392 return alternate ? 66667 : 48000;
393 case 3:
394 case 4:
395 return alternate ? 100000 : 96000;
396 default:
397 return alternate ? 100000 : 120000;
398 }
399}
400
401static void
402parse_general_features(struct drm_i915_private *dev_priv,
403 const struct bdb_header *bdb)
404{
405 const struct bdb_general_features *general;
406
407 general = find_section(bdb, BDB_GENERAL_FEATURES);
408 if (!general)
409 return;
410
411 dev_priv->vbt.int_tv_support = general->int_tv_support;
412
413 if (bdb->version >= 155 &&
414 (HAS_DDI(dev_priv) || IS_VALLEYVIEW(dev_priv)))
415 dev_priv->vbt.int_crt_support = general->int_crt_support;
416 dev_priv->vbt.lvds_use_ssc = general->enable_ssc;
417 dev_priv->vbt.lvds_ssc_freq =
418 intel_bios_ssc_frequency(dev_priv, general->ssc_freq);
419 dev_priv->vbt.display_clock_mode = general->display_clock_mode;
420 dev_priv->vbt.fdi_rx_polarity_inverted = general->fdi_rx_polarity_inverted;
421 DRM_DEBUG_KMS("BDB_GENERAL_FEATURES int_tv_support %d int_crt_support %d lvds_use_ssc %d lvds_ssc_freq %d display_clock_mode %d fdi_rx_polarity_inverted %d\n",
422 dev_priv->vbt.int_tv_support,
423 dev_priv->vbt.int_crt_support,
424 dev_priv->vbt.lvds_use_ssc,
425 dev_priv->vbt.lvds_ssc_freq,
426 dev_priv->vbt.display_clock_mode,
427 dev_priv->vbt.fdi_rx_polarity_inverted);
428}
429
430static void
431parse_general_definitions(struct drm_i915_private *dev_priv,
432 const struct bdb_header *bdb)
433{
434 const struct bdb_general_definitions *general;
435
436 general = find_section(bdb, BDB_GENERAL_DEFINITIONS);
437 if (general) {
438 u16 block_size = get_blocksize(general);
439 if (block_size >= sizeof(*general)) {
440 int bus_pin = general->crt_ddc_gmbus_pin;
441 DRM_DEBUG_KMS("crt_ddc_bus_pin: %d\n", bus_pin);
442 if (intel_gmbus_is_valid_pin(dev_priv, bus_pin))
443 dev_priv->vbt.crt_ddc_pin = bus_pin;
444 } else {
445 DRM_DEBUG_KMS("BDB_GD too small (%d). Invalid.\n",
446 block_size);
447 }
448 }
449}
450
451static const union child_device_config *
452child_device_ptr(const struct bdb_general_definitions *p_defs, int i)
453{
454 return (const void *) &p_defs->devices[i * p_defs->child_dev_size];
455}
456
457static void
458parse_sdvo_device_mapping(struct drm_i915_private *dev_priv,
459 const struct bdb_header *bdb)
460{
461 struct sdvo_device_mapping *p_mapping;
462 const struct bdb_general_definitions *p_defs;
463 const struct old_child_dev_config *child;
464 int i, child_device_num, count;
465 u16 block_size;
466
467 p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
468 if (!p_defs) {
469 DRM_DEBUG_KMS("No general definition block is found, unable to construct sdvo mapping.\n");
470 return;
471 }
472
473
474
475
476
477
478 if (p_defs->child_dev_size != sizeof(*child)) {
479 DRM_DEBUG_KMS("Unsupported child device size for SDVO mapping.\n");
480 return;
481 }
482
483 block_size = get_blocksize(p_defs);
484
485 child_device_num = (block_size - sizeof(*p_defs)) /
486 p_defs->child_dev_size;
487 count = 0;
488 for (i = 0; i < child_device_num; i++) {
489 child = &child_device_ptr(p_defs, i)->old;
490 if (!child->device_type) {
491
492 continue;
493 }
494 if (child->slave_addr != SLAVE_ADDR1 &&
495 child->slave_addr != SLAVE_ADDR2) {
496
497
498
499
500 continue;
501 }
502 if (child->dvo_port != DEVICE_PORT_DVOB &&
503 child->dvo_port != DEVICE_PORT_DVOC) {
504
505 DRM_DEBUG_KMS("Incorrect SDVO port. Skip it\n");
506 continue;
507 }
508 DRM_DEBUG_KMS("the SDVO device with slave addr %2x is found on"
509 " %s port\n",
510 child->slave_addr,
511 (child->dvo_port == DEVICE_PORT_DVOB) ?
512 "SDVOB" : "SDVOC");
513 p_mapping = &dev_priv->vbt.sdvo_mappings[child->dvo_port - 1];
514 if (!p_mapping->initialized) {
515 p_mapping->dvo_port = child->dvo_port;
516 p_mapping->slave_addr = child->slave_addr;
517 p_mapping->dvo_wiring = child->dvo_wiring;
518 p_mapping->ddc_pin = child->ddc_pin;
519 p_mapping->i2c_pin = child->i2c_pin;
520 p_mapping->initialized = 1;
521 DRM_DEBUG_KMS("SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d\n",
522 p_mapping->dvo_port,
523 p_mapping->slave_addr,
524 p_mapping->dvo_wiring,
525 p_mapping->ddc_pin,
526 p_mapping->i2c_pin);
527 } else {
528 DRM_DEBUG_KMS("Maybe one SDVO port is shared by "
529 "two SDVO device.\n");
530 }
531 if (child->slave2_addr) {
532
533
534 DRM_DEBUG_KMS("there exists the slave2_addr. Maybe this"
535 " is a SDVO device with multiple inputs.\n");
536 }
537 count++;
538 }
539
540 if (!count) {
541
542 DRM_DEBUG_KMS("No SDVO device info is found in VBT\n");
543 }
544 return;
545}
546
547static void
548parse_driver_features(struct drm_i915_private *dev_priv,
549 const struct bdb_header *bdb)
550{
551 const struct bdb_driver_features *driver;
552
553 driver = find_section(bdb, BDB_DRIVER_FEATURES);
554 if (!driver)
555 return;
556
557 if (driver->lvds_config == BDB_DRIVER_FEATURE_EDP)
558 dev_priv->vbt.edp.support = 1;
559
560 DRM_DEBUG_KMS("DRRS State Enabled:%d\n", driver->drrs_enabled);
561
562
563
564
565
566
567 if (!driver->drrs_enabled)
568 dev_priv->vbt.drrs_type = DRRS_NOT_SUPPORTED;
569}
570
571static void
572parse_edp(struct drm_i915_private *dev_priv, const struct bdb_header *bdb)
573{
574 const struct bdb_edp *edp;
575 const struct edp_power_seq *edp_pps;
576 const struct edp_link_params *edp_link_params;
577 int panel_type = dev_priv->vbt.panel_type;
578
579 edp = find_section(bdb, BDB_EDP);
580 if (!edp) {
581 if (dev_priv->vbt.edp.support)
582 DRM_DEBUG_KMS("No eDP BDB found but eDP panel supported.\n");
583 return;
584 }
585
586 switch ((edp->color_depth >> (panel_type * 2)) & 3) {
587 case EDP_18BPP:
588 dev_priv->vbt.edp.bpp = 18;
589 break;
590 case EDP_24BPP:
591 dev_priv->vbt.edp.bpp = 24;
592 break;
593 case EDP_30BPP:
594 dev_priv->vbt.edp.bpp = 30;
595 break;
596 }
597
598
599 edp_pps = &edp->power_seqs[panel_type];
600 edp_link_params = &edp->link_params[panel_type];
601
602 dev_priv->vbt.edp.pps = *edp_pps;
603
604 switch (edp_link_params->rate) {
605 case EDP_RATE_1_62:
606 dev_priv->vbt.edp.rate = DP_LINK_BW_1_62;
607 break;
608 case EDP_RATE_2_7:
609 dev_priv->vbt.edp.rate = DP_LINK_BW_2_7;
610 break;
611 default:
612 DRM_DEBUG_KMS("VBT has unknown eDP link rate value %u\n",
613 edp_link_params->rate);
614 break;
615 }
616
617 switch (edp_link_params->lanes) {
618 case EDP_LANE_1:
619 dev_priv->vbt.edp.lanes = 1;
620 break;
621 case EDP_LANE_2:
622 dev_priv->vbt.edp.lanes = 2;
623 break;
624 case EDP_LANE_4:
625 dev_priv->vbt.edp.lanes = 4;
626 break;
627 default:
628 DRM_DEBUG_KMS("VBT has unknown eDP lane count value %u\n",
629 edp_link_params->lanes);
630 break;
631 }
632
633 switch (edp_link_params->preemphasis) {
634 case EDP_PREEMPHASIS_NONE:
635 dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_0;
636 break;
637 case EDP_PREEMPHASIS_3_5dB:
638 dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_1;
639 break;
640 case EDP_PREEMPHASIS_6dB:
641 dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_2;
642 break;
643 case EDP_PREEMPHASIS_9_5dB:
644 dev_priv->vbt.edp.preemphasis = DP_TRAIN_PRE_EMPH_LEVEL_3;
645 break;
646 default:
647 DRM_DEBUG_KMS("VBT has unknown eDP pre-emphasis value %u\n",
648 edp_link_params->preemphasis);
649 break;
650 }
651
652 switch (edp_link_params->vswing) {
653 case EDP_VSWING_0_4V:
654 dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_0;
655 break;
656 case EDP_VSWING_0_6V:
657 dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_1;
658 break;
659 case EDP_VSWING_0_8V:
660 dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
661 break;
662 case EDP_VSWING_1_2V:
663 dev_priv->vbt.edp.vswing = DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
664 break;
665 default:
666 DRM_DEBUG_KMS("VBT has unknown eDP voltage swing value %u\n",
667 edp_link_params->vswing);
668 break;
669 }
670
671 if (bdb->version >= 173) {
672 uint8_t vswing;
673
674
675 if (i915.edp_vswing) {
676 dev_priv->vbt.edp.low_vswing = i915.edp_vswing == 1;
677 } else {
678 vswing = (edp->edp_vswing_preemph >> (panel_type * 4)) & 0xF;
679 dev_priv->vbt.edp.low_vswing = vswing == 0;
680 }
681 }
682}
683
684static void
685parse_psr(struct drm_i915_private *dev_priv, const struct bdb_header *bdb)
686{
687 const struct bdb_psr *psr;
688 const struct psr_table *psr_table;
689 int panel_type = dev_priv->vbt.panel_type;
690
691 psr = find_section(bdb, BDB_PSR);
692 if (!psr) {
693 DRM_DEBUG_KMS("No PSR BDB found.\n");
694 return;
695 }
696
697 psr_table = &psr->psr_table[panel_type];
698
699 dev_priv->vbt.psr.full_link = psr_table->full_link;
700 dev_priv->vbt.psr.require_aux_wakeup = psr_table->require_aux_to_wakeup;
701
702
703 dev_priv->vbt.psr.idle_frames = psr_table->idle_frames < 0 ? 0 :
704 psr_table->idle_frames > 15 ? 15 : psr_table->idle_frames;
705
706 switch (psr_table->lines_to_wait) {
707 case 0:
708 dev_priv->vbt.psr.lines_to_wait = PSR_0_LINES_TO_WAIT;
709 break;
710 case 1:
711 dev_priv->vbt.psr.lines_to_wait = PSR_1_LINE_TO_WAIT;
712 break;
713 case 2:
714 dev_priv->vbt.psr.lines_to_wait = PSR_4_LINES_TO_WAIT;
715 break;
716 case 3:
717 dev_priv->vbt.psr.lines_to_wait = PSR_8_LINES_TO_WAIT;
718 break;
719 default:
720 DRM_DEBUG_KMS("VBT has unknown PSR lines to wait %u\n",
721 psr_table->lines_to_wait);
722 break;
723 }
724
725 dev_priv->vbt.psr.tp1_wakeup_time = psr_table->tp1_wakeup_time;
726 dev_priv->vbt.psr.tp2_tp3_wakeup_time = psr_table->tp2_tp3_wakeup_time;
727}
728
729static void
730parse_mipi_config(struct drm_i915_private *dev_priv,
731 const struct bdb_header *bdb)
732{
733 const struct bdb_mipi_config *start;
734 const struct mipi_config *config;
735 const struct mipi_pps_data *pps;
736 int panel_type = dev_priv->vbt.panel_type;
737
738
739 if (!intel_bios_is_dsi_present(dev_priv, NULL))
740 return;
741
742
743 dev_priv->vbt.dsi.panel_id = MIPI_DSI_UNDEFINED_PANEL_ID;
744
745
746
747
748
749
750
751
752
753 start = find_section(bdb, BDB_MIPI_CONFIG);
754 if (!start) {
755 DRM_DEBUG_KMS("No MIPI config BDB found");
756 return;
757 }
758
759 DRM_DEBUG_DRIVER("Found MIPI Config block, panel index = %d\n",
760 panel_type);
761
762
763
764
765
766 config = &start->config[panel_type];
767 pps = &start->pps[panel_type];
768
769
770 dev_priv->vbt.dsi.config = kmemdup(config, sizeof(struct mipi_config), GFP_KERNEL);
771 if (!dev_priv->vbt.dsi.config)
772 return;
773
774 dev_priv->vbt.dsi.pps = kmemdup(pps, sizeof(struct mipi_pps_data), GFP_KERNEL);
775 if (!dev_priv->vbt.dsi.pps) {
776 kfree(dev_priv->vbt.dsi.config);
777 return;
778 }
779
780
781
782
783
784
785 if (dev_priv->vbt.dsi.config->dual_link && bdb->version < 197) {
786 dev_priv->vbt.dsi.config->dl_dcs_cabc_ports = 0;
787 dev_priv->vbt.dsi.config->dl_dcs_backlight_ports = 0;
788 }
789
790
791 dev_priv->vbt.dsi.panel_id = MIPI_DSI_GENERIC_PANEL_ID;
792}
793
794
795static const u8 *
796find_panel_sequence_block(const struct bdb_mipi_sequence *sequence,
797 u16 panel_id, u32 *seq_size)
798{
799 u32 total = get_blocksize(sequence);
800 const u8 *data = &sequence->data[0];
801 u8 current_id;
802 u32 current_size;
803 int header_size = sequence->version >= 3 ? 5 : 3;
804 int index = 0;
805 int i;
806
807
808 if (sequence->version >= 3)
809 data += 4;
810
811 for (i = 0; i < MAX_MIPI_CONFIGURATIONS && index < total; i++) {
812 if (index + header_size > total) {
813 DRM_ERROR("Invalid sequence block (header)\n");
814 return NULL;
815 }
816
817 current_id = *(data + index);
818 if (sequence->version >= 3)
819 current_size = *((const u32 *)(data + index + 1));
820 else
821 current_size = *((const u16 *)(data + index + 1));
822
823 index += header_size;
824
825 if (index + current_size > total) {
826 DRM_ERROR("Invalid sequence block\n");
827 return NULL;
828 }
829
830 if (current_id == panel_id) {
831 *seq_size = current_size;
832 return data + index;
833 }
834
835 index += current_size;
836 }
837
838 DRM_ERROR("Sequence block detected but no valid configuration\n");
839
840 return NULL;
841}
842
843static int goto_next_sequence(const u8 *data, int index, int total)
844{
845 u16 len;
846
847
848 for (index = index + 1; index < total; index += len) {
849 u8 operation_byte = *(data + index);
850 index++;
851
852 switch (operation_byte) {
853 case MIPI_SEQ_ELEM_END:
854 return index;
855 case MIPI_SEQ_ELEM_SEND_PKT:
856 if (index + 4 > total)
857 return 0;
858
859 len = *((const u16 *)(data + index + 2)) + 4;
860 break;
861 case MIPI_SEQ_ELEM_DELAY:
862 len = 4;
863 break;
864 case MIPI_SEQ_ELEM_GPIO:
865 len = 2;
866 break;
867 case MIPI_SEQ_ELEM_I2C:
868 if (index + 7 > total)
869 return 0;
870 len = *(data + index + 6) + 7;
871 break;
872 default:
873 DRM_ERROR("Unknown operation byte\n");
874 return 0;
875 }
876 }
877
878 return 0;
879}
880
881static int goto_next_sequence_v3(const u8 *data, int index, int total)
882{
883 int seq_end;
884 u16 len;
885 u32 size_of_sequence;
886
887
888
889
890
891 if (total < 5) {
892 DRM_ERROR("Too small sequence size\n");
893 return 0;
894 }
895
896
897 index++;
898
899
900
901
902
903
904 size_of_sequence = *((const uint32_t *)(data + index));
905 index += 4;
906
907 seq_end = index + size_of_sequence;
908 if (seq_end > total) {
909 DRM_ERROR("Invalid sequence size\n");
910 return 0;
911 }
912
913 for (; index < total; index += len) {
914 u8 operation_byte = *(data + index);
915 index++;
916
917 if (operation_byte == MIPI_SEQ_ELEM_END) {
918 if (index != seq_end) {
919 DRM_ERROR("Invalid element structure\n");
920 return 0;
921 }
922 return index;
923 }
924
925 len = *(data + index);
926 index++;
927
928
929
930
931
932 switch (operation_byte) {
933 case MIPI_SEQ_ELEM_SEND_PKT:
934 case MIPI_SEQ_ELEM_DELAY:
935 case MIPI_SEQ_ELEM_GPIO:
936 case MIPI_SEQ_ELEM_I2C:
937 case MIPI_SEQ_ELEM_SPI:
938 case MIPI_SEQ_ELEM_PMIC:
939 break;
940 default:
941 DRM_ERROR("Unknown operation byte %u\n",
942 operation_byte);
943 break;
944 }
945 }
946
947 return 0;
948}
949
950static void
951parse_mipi_sequence(struct drm_i915_private *dev_priv,
952 const struct bdb_header *bdb)
953{
954 int panel_type = dev_priv->vbt.panel_type;
955 const struct bdb_mipi_sequence *sequence;
956 const u8 *seq_data;
957 u32 seq_size;
958 u8 *data;
959 int index = 0;
960
961
962 if (dev_priv->vbt.dsi.panel_id != MIPI_DSI_GENERIC_PANEL_ID)
963 return;
964
965 sequence = find_section(bdb, BDB_MIPI_SEQUENCE);
966 if (!sequence) {
967 DRM_DEBUG_KMS("No MIPI Sequence found, parsing complete\n");
968 return;
969 }
970
971
972 if (sequence->version >= 4) {
973 DRM_ERROR("Unable to parse MIPI Sequence Block v%u\n",
974 sequence->version);
975 return;
976 }
977
978 DRM_DEBUG_DRIVER("Found MIPI sequence block v%u\n", sequence->version);
979
980 seq_data = find_panel_sequence_block(sequence, panel_type, &seq_size);
981 if (!seq_data)
982 return;
983
984 data = kmemdup(seq_data, seq_size, GFP_KERNEL);
985 if (!data)
986 return;
987
988
989 for (;;) {
990 u8 seq_id = *(data + index);
991 if (seq_id == MIPI_SEQ_END)
992 break;
993
994 if (seq_id >= MIPI_SEQ_MAX) {
995 DRM_ERROR("Unknown sequence %u\n", seq_id);
996 goto err;
997 }
998
999 dev_priv->vbt.dsi.sequence[seq_id] = data + index;
1000
1001 if (sequence->version >= 3)
1002 index = goto_next_sequence_v3(data, index, seq_size);
1003 else
1004 index = goto_next_sequence(data, index, seq_size);
1005 if (!index) {
1006 DRM_ERROR("Invalid sequence %u\n", seq_id);
1007 goto err;
1008 }
1009 }
1010
1011 dev_priv->vbt.dsi.data = data;
1012 dev_priv->vbt.dsi.size = seq_size;
1013 dev_priv->vbt.dsi.seq_version = sequence->version;
1014
1015 DRM_DEBUG_DRIVER("MIPI related VBT parsing complete\n");
1016 return;
1017
1018err:
1019 kfree(data);
1020 memset(dev_priv->vbt.dsi.sequence, 0, sizeof(dev_priv->vbt.dsi.sequence));
1021}
1022
1023static u8 translate_iboost(u8 val)
1024{
1025 static const u8 mapping[] = { 1, 3, 7 };
1026
1027 if (val >= ARRAY_SIZE(mapping)) {
1028 DRM_DEBUG_KMS("Unsupported I_boost value found in VBT (%d), display may not work properly\n", val);
1029 return 0;
1030 }
1031 return mapping[val];
1032}
1033
1034static void sanitize_ddc_pin(struct drm_i915_private *dev_priv,
1035 enum port port)
1036{
1037 const struct ddi_vbt_port_info *info =
1038 &dev_priv->vbt.ddi_port_info[port];
1039 enum port p;
1040
1041 if (!info->alternate_ddc_pin)
1042 return;
1043
1044 for_each_port_masked(p, (1 << port) - 1) {
1045 struct ddi_vbt_port_info *i = &dev_priv->vbt.ddi_port_info[p];
1046
1047 if (info->alternate_ddc_pin != i->alternate_ddc_pin)
1048 continue;
1049
1050 DRM_DEBUG_KMS("port %c trying to use the same DDC pin (0x%x) as port %c, "
1051 "disabling port %c DVI/HDMI support\n",
1052 port_name(p), i->alternate_ddc_pin,
1053 port_name(port), port_name(p));
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064 i->supports_dvi = false;
1065 i->supports_hdmi = false;
1066 i->alternate_ddc_pin = 0;
1067 }
1068}
1069
1070static void sanitize_aux_ch(struct drm_i915_private *dev_priv,
1071 enum port port)
1072{
1073 const struct ddi_vbt_port_info *info =
1074 &dev_priv->vbt.ddi_port_info[port];
1075 enum port p;
1076
1077 if (!info->alternate_aux_channel)
1078 return;
1079
1080 for_each_port_masked(p, (1 << port) - 1) {
1081 struct ddi_vbt_port_info *i = &dev_priv->vbt.ddi_port_info[p];
1082
1083 if (info->alternate_aux_channel != i->alternate_aux_channel)
1084 continue;
1085
1086 DRM_DEBUG_KMS("port %c trying to use the same AUX CH (0x%x) as port %c, "
1087 "disabling port %c DP support\n",
1088 port_name(p), i->alternate_aux_channel,
1089 port_name(port), port_name(p));
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100 i->supports_dp = false;
1101 i->alternate_aux_channel = 0;
1102 }
1103}
1104
1105static void parse_ddi_port(struct drm_i915_private *dev_priv, enum port port,
1106 const struct bdb_header *bdb)
1107{
1108 union child_device_config *it, *child = NULL;
1109 struct ddi_vbt_port_info *info = &dev_priv->vbt.ddi_port_info[port];
1110 uint8_t hdmi_level_shift;
1111 int i, j;
1112 bool is_dvi, is_hdmi, is_dp, is_edp, is_crt;
1113 uint8_t aux_channel, ddc_pin;
1114
1115
1116
1117 int dvo_ports[][3] = {
1118 {DVO_PORT_HDMIA, DVO_PORT_DPA, -1},
1119 {DVO_PORT_HDMIB, DVO_PORT_DPB, -1},
1120 {DVO_PORT_HDMIC, DVO_PORT_DPC, -1},
1121 {DVO_PORT_HDMID, DVO_PORT_DPD, -1},
1122 {DVO_PORT_CRT, DVO_PORT_HDMIE, DVO_PORT_DPE},
1123 };
1124
1125
1126 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1127 it = dev_priv->vbt.child_dev + i;
1128
1129 for (j = 0; j < 3; j++) {
1130 if (dvo_ports[port][j] == -1)
1131 break;
1132
1133 if (it->common.dvo_port == dvo_ports[port][j]) {
1134 if (child) {
1135 DRM_DEBUG_KMS("More than one child device for port %c in VBT.\n",
1136 port_name(port));
1137 return;
1138 }
1139 child = it;
1140 }
1141 }
1142 }
1143 if (!child)
1144 return;
1145
1146 aux_channel = child->common.aux_channel;
1147 ddc_pin = child->common.ddc_pin;
1148
1149 is_dvi = child->common.device_type & DEVICE_TYPE_TMDS_DVI_SIGNALING;
1150 is_dp = child->common.device_type & DEVICE_TYPE_DISPLAYPORT_OUTPUT;
1151 is_crt = child->common.device_type & DEVICE_TYPE_ANALOG_OUTPUT;
1152 is_hdmi = is_dvi && (child->common.device_type & DEVICE_TYPE_NOT_HDMI_OUTPUT) == 0;
1153 is_edp = is_dp && (child->common.device_type & DEVICE_TYPE_INTERNAL_CONNECTOR);
1154
1155 info->supports_dvi = is_dvi;
1156 info->supports_hdmi = is_hdmi;
1157 info->supports_dp = is_dp;
1158
1159 DRM_DEBUG_KMS("Port %c VBT info: DP:%d HDMI:%d DVI:%d EDP:%d CRT:%d\n",
1160 port_name(port), is_dp, is_hdmi, is_dvi, is_edp, is_crt);
1161
1162 if (is_edp && is_dvi)
1163 DRM_DEBUG_KMS("Internal DP port %c is TMDS compatible\n",
1164 port_name(port));
1165 if (is_crt && port != PORT_E)
1166 DRM_DEBUG_KMS("Port %c is analog\n", port_name(port));
1167 if (is_crt && (is_dvi || is_dp))
1168 DRM_DEBUG_KMS("Analog port %c is also DP or TMDS compatible\n",
1169 port_name(port));
1170 if (is_dvi && (port == PORT_A || port == PORT_E))
1171 DRM_DEBUG_KMS("Port %c is TMDS compatible\n", port_name(port));
1172 if (!is_dvi && !is_dp && !is_crt)
1173 DRM_DEBUG_KMS("Port %c is not DP/TMDS/CRT compatible\n",
1174 port_name(port));
1175 if (is_edp && (port == PORT_B || port == PORT_C || port == PORT_E))
1176 DRM_DEBUG_KMS("Port %c is internal DP\n", port_name(port));
1177
1178 if (is_dvi) {
1179 info->alternate_ddc_pin = ddc_pin;
1180
1181 sanitize_ddc_pin(dev_priv, port);
1182 }
1183
1184 if (is_dp) {
1185 info->alternate_aux_channel = aux_channel;
1186
1187 sanitize_aux_ch(dev_priv, port);
1188 }
1189
1190 if (bdb->version >= 158) {
1191
1192 hdmi_level_shift = child->raw[7] & 0xF;
1193 DRM_DEBUG_KMS("VBT HDMI level shift for port %c: %d\n",
1194 port_name(port),
1195 hdmi_level_shift);
1196 info->hdmi_level_shift = hdmi_level_shift;
1197 }
1198
1199
1200 if (bdb->version >= 196 && child->common.iboost) {
1201 info->dp_boost_level = translate_iboost(child->common.iboost_level & 0xF);
1202 DRM_DEBUG_KMS("VBT (e)DP boost level for port %c: %d\n",
1203 port_name(port), info->dp_boost_level);
1204 info->hdmi_boost_level = translate_iboost(child->common.iboost_level >> 4);
1205 DRM_DEBUG_KMS("VBT HDMI boost level for port %c: %d\n",
1206 port_name(port), info->hdmi_boost_level);
1207 }
1208}
1209
1210static void parse_ddi_ports(struct drm_i915_private *dev_priv,
1211 const struct bdb_header *bdb)
1212{
1213 enum port port;
1214
1215 if (!HAS_DDI(dev_priv))
1216 return;
1217
1218 if (!dev_priv->vbt.child_dev_num)
1219 return;
1220
1221 if (bdb->version < 155)
1222 return;
1223
1224 for (port = PORT_A; port < I915_MAX_PORTS; port++)
1225 parse_ddi_port(dev_priv, port, bdb);
1226}
1227
1228static void
1229parse_device_mapping(struct drm_i915_private *dev_priv,
1230 const struct bdb_header *bdb)
1231{
1232 const struct bdb_general_definitions *p_defs;
1233 const union child_device_config *p_child;
1234 union child_device_config *child_dev_ptr;
1235 int i, child_device_num, count;
1236 u8 expected_size;
1237 u16 block_size;
1238
1239 p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
1240 if (!p_defs) {
1241 DRM_DEBUG_KMS("No general definition block is found, no devices defined.\n");
1242 return;
1243 }
1244 if (bdb->version < 106) {
1245 expected_size = 22;
1246 } else if (bdb->version < 111) {
1247 expected_size = 27;
1248 } else if (bdb->version < 195) {
1249 BUILD_BUG_ON(sizeof(struct old_child_dev_config) != 33);
1250 expected_size = sizeof(struct old_child_dev_config);
1251 } else if (bdb->version == 195) {
1252 expected_size = 37;
1253 } else if (bdb->version <= 197) {
1254 expected_size = 38;
1255 } else {
1256 expected_size = 38;
1257 BUILD_BUG_ON(sizeof(*p_child) < 38);
1258 DRM_DEBUG_DRIVER("Expected child device config size for VBT version %u not known; assuming %u\n",
1259 bdb->version, expected_size);
1260 }
1261
1262
1263 if (p_defs->child_dev_size != expected_size)
1264 DRM_ERROR("Unexpected child device config size %u (expected %u for VBT version %u)\n",
1265 p_defs->child_dev_size, expected_size, bdb->version);
1266
1267
1268 if (p_defs->child_dev_size < sizeof(struct old_child_dev_config)) {
1269 DRM_DEBUG_KMS("Child device config size %u is too small.\n",
1270 p_defs->child_dev_size);
1271 return;
1272 }
1273
1274
1275 block_size = get_blocksize(p_defs);
1276
1277 child_device_num = (block_size - sizeof(*p_defs)) /
1278 p_defs->child_dev_size;
1279 count = 0;
1280
1281 for (i = 0; i < child_device_num; i++) {
1282 p_child = child_device_ptr(p_defs, i);
1283 if (!p_child->common.device_type) {
1284
1285 continue;
1286 }
1287 count++;
1288 }
1289 if (!count) {
1290 DRM_DEBUG_KMS("no child dev is parsed from VBT\n");
1291 return;
1292 }
1293 dev_priv->vbt.child_dev = kcalloc(count, sizeof(*p_child), GFP_KERNEL);
1294 if (!dev_priv->vbt.child_dev) {
1295 DRM_DEBUG_KMS("No memory space for child device\n");
1296 return;
1297 }
1298
1299 dev_priv->vbt.child_dev_num = count;
1300 count = 0;
1301 for (i = 0; i < child_device_num; i++) {
1302 p_child = child_device_ptr(p_defs, i);
1303 if (!p_child->common.device_type) {
1304
1305 continue;
1306 }
1307
1308 child_dev_ptr = dev_priv->vbt.child_dev + count;
1309 count++;
1310
1311
1312
1313
1314
1315
1316 memcpy(child_dev_ptr, p_child,
1317 min_t(size_t, p_defs->child_dev_size, sizeof(*p_child)));
1318
1319
1320
1321
1322
1323 if (bdb->version < 196) {
1324
1325 child_dev_ptr->common.iboost = 0;
1326 child_dev_ptr->common.hpd_invert = 0;
1327 }
1328
1329 if (bdb->version < 192)
1330 child_dev_ptr->common.lspcon = 0;
1331 }
1332 return;
1333}
1334
1335static void
1336init_vbt_defaults(struct drm_i915_private *dev_priv)
1337{
1338 enum port port;
1339
1340 dev_priv->vbt.crt_ddc_pin = GMBUS_PIN_VGADDC;
1341
1342
1343 dev_priv->vbt.backlight.present = true;
1344
1345
1346 dev_priv->vbt.lvds_dither = 1;
1347 dev_priv->vbt.lvds_vbt = 0;
1348
1349
1350 dev_priv->vbt.sdvo_lvds_vbt_mode = NULL;
1351
1352
1353 dev_priv->vbt.int_tv_support = 1;
1354 dev_priv->vbt.int_crt_support = 1;
1355
1356
1357 dev_priv->vbt.lvds_use_ssc = 1;
1358
1359
1360
1361
1362 dev_priv->vbt.lvds_ssc_freq = intel_bios_ssc_frequency(dev_priv,
1363 !HAS_PCH_SPLIT(dev_priv));
1364 DRM_DEBUG_KMS("Set default to SSC at %d kHz\n", dev_priv->vbt.lvds_ssc_freq);
1365
1366 for (port = PORT_A; port < I915_MAX_PORTS; port++) {
1367 struct ddi_vbt_port_info *info =
1368 &dev_priv->vbt.ddi_port_info[port];
1369
1370 info->hdmi_level_shift = HDMI_LEVEL_SHIFT_UNKNOWN;
1371
1372 info->supports_dvi = (port != PORT_A && port != PORT_E);
1373 info->supports_hdmi = info->supports_dvi;
1374 info->supports_dp = (port != PORT_E);
1375 }
1376}
1377
1378static const struct bdb_header *get_bdb_header(const struct vbt_header *vbt)
1379{
1380 const void *_vbt = vbt;
1381
1382 return _vbt + vbt->bdb_offset;
1383}
1384
1385
1386
1387
1388
1389
1390
1391
1392bool intel_bios_is_valid_vbt(const void *buf, size_t size)
1393{
1394 const struct vbt_header *vbt = buf;
1395 const struct bdb_header *bdb;
1396
1397 if (!vbt)
1398 return false;
1399
1400 if (sizeof(struct vbt_header) > size) {
1401 DRM_DEBUG_DRIVER("VBT header incomplete\n");
1402 return false;
1403 }
1404
1405 if (memcmp(vbt->signature, "$VBT", 4)) {
1406 DRM_DEBUG_DRIVER("VBT invalid signature\n");
1407 return false;
1408 }
1409
1410 if (vbt->bdb_offset + sizeof(struct bdb_header) > size) {
1411 DRM_DEBUG_DRIVER("BDB header incomplete\n");
1412 return false;
1413 }
1414
1415 bdb = get_bdb_header(vbt);
1416 if (vbt->bdb_offset + bdb->bdb_size > size) {
1417 DRM_DEBUG_DRIVER("BDB incomplete\n");
1418 return false;
1419 }
1420
1421 return vbt;
1422}
1423
1424static const struct vbt_header *find_vbt(void __iomem *bios, size_t size)
1425{
1426 size_t i;
1427
1428
1429 for (i = 0; i + 4 < size; i++) {
1430 void *vbt;
1431
1432 if (ioread32(bios + i) != *((const u32 *) "$VBT"))
1433 continue;
1434
1435
1436
1437
1438
1439 vbt = (void __force *) bios + i;
1440 if (intel_bios_is_valid_vbt(vbt, size - i))
1441 return vbt;
1442
1443 break;
1444 }
1445
1446 return NULL;
1447}
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458int
1459intel_bios_init(struct drm_i915_private *dev_priv)
1460{
1461 struct pci_dev *pdev = dev_priv->drm.pdev;
1462 const struct vbt_header *vbt = dev_priv->opregion.vbt;
1463 const struct bdb_header *bdb;
1464 u8 __iomem *bios = NULL;
1465
1466 if (HAS_PCH_NOP(dev_priv))
1467 return -ENODEV;
1468
1469 init_vbt_defaults(dev_priv);
1470
1471 if (!vbt) {
1472 size_t size;
1473
1474 bios = pci_map_rom(pdev, &size);
1475 if (!bios)
1476 return -1;
1477
1478 vbt = find_vbt(bios, size);
1479 if (!vbt) {
1480 pci_unmap_rom(pdev, bios);
1481 return -1;
1482 }
1483
1484 DRM_DEBUG_KMS("Found valid VBT in PCI ROM\n");
1485 }
1486
1487 bdb = get_bdb_header(vbt);
1488
1489 DRM_DEBUG_KMS("VBT signature \"%.*s\", BDB version %d\n",
1490 (int)sizeof(vbt->signature), vbt->signature, bdb->version);
1491
1492
1493 parse_general_features(dev_priv, bdb);
1494 parse_general_definitions(dev_priv, bdb);
1495 parse_lfp_panel_data(dev_priv, bdb);
1496 parse_lfp_backlight(dev_priv, bdb);
1497 parse_sdvo_panel_data(dev_priv, bdb);
1498 parse_sdvo_device_mapping(dev_priv, bdb);
1499 parse_device_mapping(dev_priv, bdb);
1500 parse_driver_features(dev_priv, bdb);
1501 parse_edp(dev_priv, bdb);
1502 parse_psr(dev_priv, bdb);
1503 parse_mipi_config(dev_priv, bdb);
1504 parse_mipi_sequence(dev_priv, bdb);
1505 parse_ddi_ports(dev_priv, bdb);
1506
1507 if (bios)
1508 pci_unmap_rom(pdev, bios);
1509
1510 return 0;
1511}
1512
1513
1514
1515
1516
1517
1518
1519
1520bool intel_bios_is_tv_present(struct drm_i915_private *dev_priv)
1521{
1522 union child_device_config *p_child;
1523 int i;
1524
1525 if (!dev_priv->vbt.int_tv_support)
1526 return false;
1527
1528 if (!dev_priv->vbt.child_dev_num)
1529 return true;
1530
1531 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1532 p_child = dev_priv->vbt.child_dev + i;
1533
1534
1535
1536 switch (p_child->old.device_type) {
1537 case DEVICE_TYPE_INT_TV:
1538 case DEVICE_TYPE_TV:
1539 case DEVICE_TYPE_TV_SVIDEO_COMPOSITE:
1540 break;
1541 default:
1542 continue;
1543 }
1544
1545
1546
1547 if (p_child->old.addin_offset)
1548 return true;
1549 }
1550
1551 return false;
1552}
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562bool intel_bios_is_lvds_present(struct drm_i915_private *dev_priv, u8 *i2c_pin)
1563{
1564 int i;
1565
1566 if (!dev_priv->vbt.child_dev_num)
1567 return true;
1568
1569 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1570 union child_device_config *uchild = dev_priv->vbt.child_dev + i;
1571 struct old_child_dev_config *child = &uchild->old;
1572
1573
1574
1575
1576
1577 if (child->device_type != DEVICE_TYPE_INT_LFP &&
1578 child->device_type != DEVICE_TYPE_LFP)
1579 continue;
1580
1581 if (intel_gmbus_is_valid_pin(dev_priv, child->i2c_pin))
1582 *i2c_pin = child->i2c_pin;
1583
1584
1585
1586
1587
1588
1589 if (child->addin_offset)
1590 return true;
1591
1592
1593
1594
1595
1596
1597 if (dev_priv->opregion.vbt)
1598 return true;
1599 }
1600
1601 return false;
1602}
1603
1604
1605
1606
1607
1608
1609
1610
1611bool intel_bios_is_port_present(struct drm_i915_private *dev_priv, enum port port)
1612{
1613 static const struct {
1614 u16 dp, hdmi;
1615 } port_mapping[] = {
1616 [PORT_B] = { DVO_PORT_DPB, DVO_PORT_HDMIB, },
1617 [PORT_C] = { DVO_PORT_DPC, DVO_PORT_HDMIC, },
1618 [PORT_D] = { DVO_PORT_DPD, DVO_PORT_HDMID, },
1619 [PORT_E] = { DVO_PORT_DPE, DVO_PORT_HDMIE, },
1620 };
1621 int i;
1622
1623
1624 if (WARN_ON(port == PORT_A) || port >= ARRAY_SIZE(port_mapping))
1625 return false;
1626
1627 if (!dev_priv->vbt.child_dev_num)
1628 return false;
1629
1630 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1631 const union child_device_config *p_child =
1632 &dev_priv->vbt.child_dev[i];
1633 if ((p_child->common.dvo_port == port_mapping[port].dp ||
1634 p_child->common.dvo_port == port_mapping[port].hdmi) &&
1635 (p_child->common.device_type & (DEVICE_TYPE_TMDS_DVI_SIGNALING |
1636 DEVICE_TYPE_DISPLAYPORT_OUTPUT)))
1637 return true;
1638 }
1639
1640 return false;
1641}
1642
1643
1644
1645
1646
1647
1648
1649
1650bool intel_bios_is_port_edp(struct drm_i915_private *dev_priv, enum port port)
1651{
1652 union child_device_config *p_child;
1653 static const short port_mapping[] = {
1654 [PORT_B] = DVO_PORT_DPB,
1655 [PORT_C] = DVO_PORT_DPC,
1656 [PORT_D] = DVO_PORT_DPD,
1657 [PORT_E] = DVO_PORT_DPE,
1658 };
1659 int i;
1660
1661 if (!dev_priv->vbt.child_dev_num)
1662 return false;
1663
1664 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1665 p_child = dev_priv->vbt.child_dev + i;
1666
1667 if (p_child->common.dvo_port == port_mapping[port] &&
1668 (p_child->common.device_type & DEVICE_TYPE_eDP_BITS) ==
1669 (DEVICE_TYPE_eDP & DEVICE_TYPE_eDP_BITS))
1670 return true;
1671 }
1672
1673 return false;
1674}
1675
1676static bool child_dev_is_dp_dual_mode(const union child_device_config *p_child,
1677 enum port port)
1678{
1679 static const struct {
1680 u16 dp, hdmi;
1681 } port_mapping[] = {
1682
1683
1684
1685
1686 [PORT_B] = { DVO_PORT_DPB, DVO_PORT_HDMIB, },
1687 [PORT_C] = { DVO_PORT_DPC, DVO_PORT_HDMIC, },
1688 [PORT_D] = { DVO_PORT_DPD, DVO_PORT_HDMID, },
1689 [PORT_E] = { DVO_PORT_DPE, DVO_PORT_HDMIE, },
1690 };
1691
1692 if (port == PORT_A || port >= ARRAY_SIZE(port_mapping))
1693 return false;
1694
1695 if ((p_child->common.device_type & DEVICE_TYPE_DP_DUAL_MODE_BITS) !=
1696 (DEVICE_TYPE_DP_DUAL_MODE & DEVICE_TYPE_DP_DUAL_MODE_BITS))
1697 return false;
1698
1699 if (p_child->common.dvo_port == port_mapping[port].dp)
1700 return true;
1701
1702
1703 if (p_child->common.dvo_port == port_mapping[port].hdmi &&
1704 p_child->common.aux_channel != 0)
1705 return true;
1706
1707 return false;
1708}
1709
1710bool intel_bios_is_port_dp_dual_mode(struct drm_i915_private *dev_priv,
1711 enum port port)
1712{
1713 int i;
1714
1715 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1716 const union child_device_config *p_child =
1717 &dev_priv->vbt.child_dev[i];
1718
1719 if (child_dev_is_dp_dual_mode(p_child, port))
1720 return true;
1721 }
1722
1723 return false;
1724}
1725
1726
1727
1728
1729
1730
1731
1732
1733bool intel_bios_is_dsi_present(struct drm_i915_private *dev_priv,
1734 enum port *port)
1735{
1736 union child_device_config *p_child;
1737 u8 dvo_port;
1738 int i;
1739
1740 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1741 p_child = dev_priv->vbt.child_dev + i;
1742
1743 if (!(p_child->common.device_type & DEVICE_TYPE_MIPI_OUTPUT))
1744 continue;
1745
1746 dvo_port = p_child->common.dvo_port;
1747
1748 switch (dvo_port) {
1749 case DVO_PORT_MIPIA:
1750 case DVO_PORT_MIPIC:
1751 if (port)
1752 *port = dvo_port - DVO_PORT_MIPIA;
1753 return true;
1754 case DVO_PORT_MIPIB:
1755 case DVO_PORT_MIPID:
1756 DRM_DEBUG_KMS("VBT has unsupported DSI port %c\n",
1757 port_name(dvo_port - DVO_PORT_MIPIA));
1758 break;
1759 }
1760 }
1761
1762 return false;
1763}
1764
1765
1766
1767
1768
1769
1770
1771
1772bool
1773intel_bios_is_port_hpd_inverted(struct drm_i915_private *dev_priv,
1774 enum port port)
1775{
1776 int i;
1777
1778 if (WARN_ON_ONCE(!IS_BROXTON(dev_priv)))
1779 return false;
1780
1781 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1782 if (!dev_priv->vbt.child_dev[i].common.hpd_invert)
1783 continue;
1784
1785 switch (dev_priv->vbt.child_dev[i].common.dvo_port) {
1786 case DVO_PORT_DPA:
1787 case DVO_PORT_HDMIA:
1788 if (port == PORT_A)
1789 return true;
1790 break;
1791 case DVO_PORT_DPB:
1792 case DVO_PORT_HDMIB:
1793 if (port == PORT_B)
1794 return true;
1795 break;
1796 case DVO_PORT_DPC:
1797 case DVO_PORT_HDMIC:
1798 if (port == PORT_C)
1799 return true;
1800 break;
1801 default:
1802 break;
1803 }
1804 }
1805
1806 return false;
1807}
1808