1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include <linux/module.h>
27#include <linux/slab.h>
28#include <linux/pm_runtime.h>
29
30#include <drm/drmP.h>
31#include <drm/drm_crtc.h>
32#include <drm/drm_crtc_helper.h>
33#include <drm/radeon_drm.h>
34#include "radeon.h"
35
36#include <drm/drm_fb_helper.h>
37
38#include <linux/vga_switcheroo.h>
39
40
41
42
43
44struct radeon_fbdev {
45 struct drm_fb_helper helper;
46 struct radeon_framebuffer rfb;
47 struct radeon_device *rdev;
48};
49
50static int
51radeonfb_open(struct fb_info *info, int user)
52{
53 struct radeon_fbdev *rfbdev = info->par;
54 struct radeon_device *rdev = rfbdev->rdev;
55 int ret = pm_runtime_get_sync(rdev->ddev->dev);
56 if (ret < 0 && ret != -EACCES) {
57 pm_runtime_mark_last_busy(rdev->ddev->dev);
58 pm_runtime_put_autosuspend(rdev->ddev->dev);
59 return ret;
60 }
61 return 0;
62}
63
64static int
65radeonfb_release(struct fb_info *info, int user)
66{
67 struct radeon_fbdev *rfbdev = info->par;
68 struct radeon_device *rdev = rfbdev->rdev;
69
70 pm_runtime_mark_last_busy(rdev->ddev->dev);
71 pm_runtime_put_autosuspend(rdev->ddev->dev);
72 return 0;
73}
74
75static struct fb_ops radeonfb_ops = {
76 .owner = THIS_MODULE,
77 .fb_open = radeonfb_open,
78 .fb_release = radeonfb_release,
79 .fb_check_var = drm_fb_helper_check_var,
80 .fb_set_par = drm_fb_helper_set_par,
81 .fb_fillrect = drm_fb_helper_cfb_fillrect,
82 .fb_copyarea = drm_fb_helper_cfb_copyarea,
83 .fb_imageblit = drm_fb_helper_cfb_imageblit,
84 .fb_pan_display = drm_fb_helper_pan_display,
85 .fb_blank = drm_fb_helper_blank,
86 .fb_setcmap = drm_fb_helper_setcmap,
87 .fb_debug_enter = drm_fb_helper_debug_enter,
88 .fb_debug_leave = drm_fb_helper_debug_leave,
89};
90
91
92int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
93{
94 int aligned = width;
95 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
96 int pitch_mask = 0;
97
98 switch (bpp / 8) {
99 case 1:
100 pitch_mask = align_large ? 255 : 127;
101 break;
102 case 2:
103 pitch_mask = align_large ? 127 : 31;
104 break;
105 case 3:
106 case 4:
107 pitch_mask = align_large ? 63 : 15;
108 break;
109 }
110
111 aligned += pitch_mask;
112 aligned &= ~pitch_mask;
113 return aligned;
114}
115
116static void radeonfb_destroy_pinned_object(struct drm_gem_object *gobj)
117{
118 struct radeon_bo *rbo = gem_to_radeon_bo(gobj);
119 int ret;
120
121 ret = radeon_bo_reserve(rbo, false);
122 if (likely(ret == 0)) {
123 radeon_bo_kunmap(rbo);
124 radeon_bo_unpin(rbo);
125 radeon_bo_unreserve(rbo);
126 }
127 drm_gem_object_unreference_unlocked(gobj);
128}
129
130static int radeonfb_create_pinned_object(struct radeon_fbdev *rfbdev,
131 struct drm_mode_fb_cmd2 *mode_cmd,
132 struct drm_gem_object **gobj_p)
133{
134 struct radeon_device *rdev = rfbdev->rdev;
135 struct drm_gem_object *gobj = NULL;
136 struct radeon_bo *rbo = NULL;
137 bool fb_tiled = false;
138 u32 tiling_flags = 0;
139 int ret;
140 int aligned_size, size;
141 int height = mode_cmd->height;
142 u32 bpp, depth;
143
144 drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
145
146
147 mode_cmd->pitches[0] = radeon_align_pitch(rdev, mode_cmd->width, bpp,
148 fb_tiled) * ((bpp + 1) / 8);
149
150 if (rdev->family >= CHIP_R600)
151 height = ALIGN(mode_cmd->height, 8);
152 size = mode_cmd->pitches[0] * height;
153 aligned_size = ALIGN(size, PAGE_SIZE);
154 ret = radeon_gem_object_create(rdev, aligned_size, 0,
155 RADEON_GEM_DOMAIN_VRAM,
156 0, true, &gobj);
157 if (ret) {
158 printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
159 aligned_size);
160 return -ENOMEM;
161 }
162 rbo = gem_to_radeon_bo(gobj);
163
164 if (fb_tiled)
165 tiling_flags = RADEON_TILING_MACRO;
166
167#ifdef __BIG_ENDIAN
168 switch (bpp) {
169 case 32:
170 tiling_flags |= RADEON_TILING_SWAP_32BIT;
171 break;
172 case 16:
173 tiling_flags |= RADEON_TILING_SWAP_16BIT;
174 default:
175 break;
176 }
177#endif
178
179 if (tiling_flags) {
180 ret = radeon_bo_set_tiling_flags(rbo,
181 tiling_flags | RADEON_TILING_SURFACE,
182 mode_cmd->pitches[0]);
183 if (ret)
184 dev_err(rdev->dev, "FB failed to set tiling flags\n");
185 }
186
187
188 ret = radeon_bo_reserve(rbo, false);
189 if (unlikely(ret != 0))
190 goto out_unref;
191
192 ret = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRAM,
193 ASIC_IS_AVIVO(rdev) ? 0 : 1 << 27,
194 NULL);
195 if (ret) {
196 radeon_bo_unreserve(rbo);
197 goto out_unref;
198 }
199 if (fb_tiled)
200 radeon_bo_check_tiling(rbo, 0, 0);
201 ret = radeon_bo_kmap(rbo, NULL);
202 radeon_bo_unreserve(rbo);
203 if (ret) {
204 goto out_unref;
205 }
206
207 *gobj_p = gobj;
208 return 0;
209out_unref:
210 radeonfb_destroy_pinned_object(gobj);
211 *gobj_p = NULL;
212 return ret;
213}
214
215static int radeonfb_create(struct drm_fb_helper *helper,
216 struct drm_fb_helper_surface_size *sizes)
217{
218 struct radeon_fbdev *rfbdev =
219 container_of(helper, struct radeon_fbdev, helper);
220 struct radeon_device *rdev = rfbdev->rdev;
221 struct fb_info *info;
222 struct drm_framebuffer *fb = NULL;
223 struct drm_mode_fb_cmd2 mode_cmd;
224 struct drm_gem_object *gobj = NULL;
225 struct radeon_bo *rbo = NULL;
226 int ret;
227 unsigned long tmp;
228
229 mode_cmd.width = sizes->surface_width;
230 mode_cmd.height = sizes->surface_height;
231
232
233 if ((sizes->surface_bpp == 24) && ASIC_IS_AVIVO(rdev))
234 sizes->surface_bpp = 32;
235
236 mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
237 sizes->surface_depth);
238
239 ret = radeonfb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
240 if (ret) {
241 DRM_ERROR("failed to create fbcon object %d\n", ret);
242 return ret;
243 }
244
245 rbo = gem_to_radeon_bo(gobj);
246
247
248 info = drm_fb_helper_alloc_fbi(helper);
249 if (IS_ERR(info)) {
250 ret = PTR_ERR(info);
251 goto out_unref;
252 }
253
254 info->par = rfbdev;
255 info->skip_vt_switch = true;
256
257 ret = radeon_framebuffer_init(rdev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
258 if (ret) {
259 DRM_ERROR("failed to initialize framebuffer %d\n", ret);
260 goto out_destroy_fbi;
261 }
262
263 fb = &rfbdev->rfb.base;
264
265
266 rfbdev->helper.fb = fb;
267
268 memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo));
269
270 strcpy(info->fix.id, "radeondrmfb");
271
272 drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
273
274 info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
275 info->fbops = &radeonfb_ops;
276
277 tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start;
278 info->fix.smem_start = rdev->mc.aper_base + tmp;
279 info->fix.smem_len = radeon_bo_size(rbo);
280 info->screen_base = rbo->kptr;
281 info->screen_size = radeon_bo_size(rbo);
282
283 drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
284
285
286 info->apertures->ranges[0].base = rdev->ddev->mode_config.fb_base;
287 info->apertures->ranges[0].size = rdev->mc.aper_size;
288
289
290
291 if (info->screen_base == NULL) {
292 ret = -ENOSPC;
293 goto out_destroy_fbi;
294 }
295
296 DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
297 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
298 DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo));
299 DRM_INFO("fb depth is %d\n", fb->depth);
300 DRM_INFO(" pitch is %d\n", fb->pitches[0]);
301
302 vga_switcheroo_client_fb_set(rdev->ddev->pdev, info);
303 return 0;
304
305out_destroy_fbi:
306 drm_fb_helper_release_fbi(helper);
307out_unref:
308 if (rbo) {
309
310 }
311 if (fb && ret) {
312 drm_gem_object_unreference_unlocked(gobj);
313 drm_framebuffer_unregister_private(fb);
314 drm_framebuffer_cleanup(fb);
315 kfree(fb);
316 }
317 return ret;
318}
319
320void radeon_fb_output_poll_changed(struct radeon_device *rdev)
321{
322 if (rdev->mode_info.rfbdev)
323 drm_fb_helper_hotplug_event(&rdev->mode_info.rfbdev->helper);
324}
325
326static int radeon_fbdev_destroy(struct drm_device *dev, struct radeon_fbdev *rfbdev)
327{
328 struct radeon_framebuffer *rfb = &rfbdev->rfb;
329
330 drm_fb_helper_unregister_fbi(&rfbdev->helper);
331 drm_fb_helper_release_fbi(&rfbdev->helper);
332
333 if (rfb->obj) {
334 radeonfb_destroy_pinned_object(rfb->obj);
335 rfb->obj = NULL;
336 }
337 drm_fb_helper_fini(&rfbdev->helper);
338 drm_framebuffer_unregister_private(&rfb->base);
339 drm_framebuffer_cleanup(&rfb->base);
340
341 return 0;
342}
343
344static const struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
345 .gamma_set = radeon_crtc_fb_gamma_set,
346 .gamma_get = radeon_crtc_fb_gamma_get,
347 .fb_probe = radeonfb_create,
348};
349
350int radeon_fbdev_init(struct radeon_device *rdev)
351{
352 struct radeon_fbdev *rfbdev;
353 int bpp_sel = 32;
354 int ret;
355
356
357 if (list_empty(&rdev->ddev->mode_config.connector_list))
358 return 0;
359
360
361 if (ASIC_IS_RN50(rdev) || rdev->mc.real_vram_size <= (32*1024*1024))
362 bpp_sel = 8;
363
364 rfbdev = kzalloc(sizeof(struct radeon_fbdev), GFP_KERNEL);
365 if (!rfbdev)
366 return -ENOMEM;
367
368 rfbdev->rdev = rdev;
369 rdev->mode_info.rfbdev = rfbdev;
370
371 drm_fb_helper_prepare(rdev->ddev, &rfbdev->helper,
372 &radeon_fb_helper_funcs);
373
374 ret = drm_fb_helper_init(rdev->ddev, &rfbdev->helper,
375 rdev->num_crtc,
376 RADEONFB_CONN_LIMIT);
377 if (ret)
378 goto free;
379
380 ret = drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
381 if (ret)
382 goto fini;
383
384
385 drm_helper_disable_unused_functions(rdev->ddev);
386
387 ret = drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
388 if (ret)
389 goto fini;
390
391 return 0;
392
393fini:
394 drm_fb_helper_fini(&rfbdev->helper);
395free:
396 kfree(rfbdev);
397 return ret;
398}
399
400void radeon_fbdev_fini(struct radeon_device *rdev)
401{
402 if (!rdev->mode_info.rfbdev)
403 return;
404
405 radeon_fbdev_destroy(rdev->ddev, rdev->mode_info.rfbdev);
406 kfree(rdev->mode_info.rfbdev);
407 rdev->mode_info.rfbdev = NULL;
408}
409
410void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state)
411{
412 if (rdev->mode_info.rfbdev)
413 drm_fb_helper_set_suspend(&rdev->mode_info.rfbdev->helper, state);
414}
415
416bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj)
417{
418 if (!rdev->mode_info.rfbdev)
419 return false;
420
421 if (robj == gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj))
422 return true;
423 return false;
424}
425
426void radeon_fb_add_connector(struct radeon_device *rdev, struct drm_connector *connector)
427{
428 if (rdev->mode_info.rfbdev)
429 drm_fb_helper_add_one_connector(&rdev->mode_info.rfbdev->helper, connector);
430}
431
432void radeon_fb_remove_connector(struct radeon_device *rdev, struct drm_connector *connector)
433{
434 if (rdev->mode_info.rfbdev)
435 drm_fb_helper_remove_one_connector(&rdev->mode_info.rfbdev->helper, connector);
436}
437
438void radeon_fbdev_restore_mode(struct radeon_device *rdev)
439{
440 struct radeon_fbdev *rfbdev = rdev->mode_info.rfbdev;
441 struct drm_fb_helper *fb_helper;
442 int ret;
443
444 if (!rfbdev)
445 return;
446
447 fb_helper = &rfbdev->helper;
448
449 ret = drm_fb_helper_restore_fbdev_mode_unlocked(fb_helper);
450 if (ret)
451 DRM_DEBUG("failed to restore crtc mode\n");
452}
453