1
2
3
4
5
6
7
8
9
10#ifndef __CPUPOWERUTILS_HELPERS__
11#define __CPUPOWERUTILS_HELPERS__
12
13#include <libintl.h>
14#include <locale.h>
15
16#include "helpers/bitmask.h"
17#include <cpupower.h>
18
19
20#ifdef NLS
21
22#define _(String) gettext(String)
23#ifndef gettext_noop
24#define gettext_noop(String) String
25#endif
26#define N_(String) gettext_noop(String)
27
28#else
29
30#define _(String) String
31#define N_(String) String
32
33#endif
34
35
36extern int run_as_root;
37extern struct bitmask *cpus_chosen;
38
39
40
41
42
43
44
45
46#ifdef DEBUG
47extern int be_verbose;
48
49#define dprint(fmt, ...) { \
50 if (be_verbose) { \
51 fprintf(stderr, "%s: " fmt, \
52 __func__, ##__VA_ARGS__); \
53 } \
54 }
55#else
56static inline void dprint(const char *fmt, ...) { }
57#endif
58extern int be_verbose;
59
60
61
62enum cpupower_cpu_vendor {X86_VENDOR_UNKNOWN = 0, X86_VENDOR_INTEL,
63 X86_VENDOR_AMD, X86_VENDOR_MAX};
64
65#define CPUPOWER_CAP_INV_TSC 0x00000001
66#define CPUPOWER_CAP_APERF 0x00000002
67#define CPUPOWER_CAP_AMD_CBP 0x00000004
68#define CPUPOWER_CAP_PERF_BIAS 0x00000008
69#define CPUPOWER_CAP_HAS_TURBO_RATIO 0x00000010
70#define CPUPOWER_CAP_IS_SNB 0x00000020
71#define CPUPOWER_CAP_INTEL_IDA 0x00000040
72
73#define MAX_HW_PSTATES 10
74
75struct cpupower_cpu_info {
76 enum cpupower_cpu_vendor vendor;
77 unsigned int family;
78 unsigned int model;
79 unsigned int stepping;
80
81 unsigned long long caps;
82};
83
84
85
86
87
88
89
90
91
92extern int get_cpu_info(unsigned int cpu, struct cpupower_cpu_info *cpu_info);
93extern struct cpupower_cpu_info cpupower_cpu_info;
94
95
96
97#if defined(__i386__) || defined(__x86_64__)
98
99#include <pci/pci.h>
100
101
102extern int read_msr(int cpu, unsigned int idx, unsigned long long *val);
103extern int write_msr(int cpu, unsigned int idx, unsigned long long val);
104
105extern int msr_intel_set_perf_bias(unsigned int cpu, unsigned int val);
106extern int msr_intel_get_perf_bias(unsigned int cpu);
107extern unsigned long long msr_intel_get_turbo_ratio(unsigned int cpu);
108
109
110
111
112extern int amd_pci_get_num_boost_states(int *active, int *states);
113extern struct pci_dev *pci_acc_init(struct pci_access **pacc, int domain,
114 int bus, int slot, int func, int vendor,
115 int dev);
116extern struct pci_dev *pci_slot_func_init(struct pci_access **pacc,
117 int slot, int func);
118
119
120
121
122
123extern int decode_pstates(unsigned int cpu, unsigned int cpu_family,
124 int boost_states, unsigned long *pstates, int *no);
125
126
127
128extern int cpufreq_has_boost_support(unsigned int cpu, int *support,
129 int *active, int * states);
130
131
132
133unsigned int cpuid_eax(unsigned int op);
134unsigned int cpuid_ebx(unsigned int op);
135unsigned int cpuid_ecx(unsigned int op);
136unsigned int cpuid_edx(unsigned int op);
137
138
139
140#else
141static inline int decode_pstates(unsigned int cpu, unsigned int cpu_family,
142 int boost_states, unsigned long *pstates,
143 int *no)
144{ return -1; };
145
146static inline int read_msr(int cpu, unsigned int idx, unsigned long long *val)
147{ return -1; };
148static inline int write_msr(int cpu, unsigned int idx, unsigned long long val)
149{ return -1; };
150static inline int msr_intel_set_perf_bias(unsigned int cpu, unsigned int val)
151{ return -1; };
152static inline int msr_intel_get_perf_bias(unsigned int cpu)
153{ return -1; };
154static inline unsigned long long msr_intel_get_turbo_ratio(unsigned int cpu)
155{ return 0; };
156
157
158
159static inline int cpufreq_has_boost_support(unsigned int cpu, int *support,
160 int *active, int * states)
161{ return -1; }
162
163
164
165static inline unsigned int cpuid_eax(unsigned int op) { return 0; };
166static inline unsigned int cpuid_ebx(unsigned int op) { return 0; };
167static inline unsigned int cpuid_ecx(unsigned int op) { return 0; };
168static inline unsigned int cpuid_edx(unsigned int op) { return 0; };
169#endif
170
171#endif
172