1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18#include <linux/mfd/syscon.h>
19#include <linux/mod_devicetable.h>
20#include <linux/platform_device.h>
21#include <linux/reset-controller.h>
22#include <linux/regmap.h>
23#include <dt-bindings/reset/imx7-reset.h>
24
25struct imx7_src {
26 struct reset_controller_dev rcdev;
27 struct regmap *regmap;
28};
29
30enum imx7_src_registers {
31 SRC_A7RCR0 = 0x0004,
32 SRC_M4RCR = 0x000c,
33 SRC_ERCR = 0x0014,
34 SRC_HSICPHY_RCR = 0x001c,
35 SRC_USBOPHY1_RCR = 0x0020,
36 SRC_USBOPHY2_RCR = 0x0024,
37 SRC_MIPIPHY_RCR = 0x0028,
38 SRC_PCIEPHY_RCR = 0x002c,
39 SRC_DDRC_RCR = 0x1000,
40};
41
42struct imx7_src_signal {
43 unsigned int offset, bit;
44};
45
46static const struct imx7_src_signal imx7_src_signals[IMX7_RESET_NUM] = {
47 [IMX7_RESET_A7_CORE_POR_RESET0] = { SRC_A7RCR0, BIT(0) },
48 [IMX7_RESET_A7_CORE_POR_RESET1] = { SRC_A7RCR0, BIT(1) },
49 [IMX7_RESET_A7_CORE_RESET0] = { SRC_A7RCR0, BIT(4) },
50 [IMX7_RESET_A7_CORE_RESET1] = { SRC_A7RCR0, BIT(5) },
51 [IMX7_RESET_A7_DBG_RESET0] = { SRC_A7RCR0, BIT(8) },
52 [IMX7_RESET_A7_DBG_RESET1] = { SRC_A7RCR0, BIT(9) },
53 [IMX7_RESET_A7_ETM_RESET0] = { SRC_A7RCR0, BIT(12) },
54 [IMX7_RESET_A7_ETM_RESET1] = { SRC_A7RCR0, BIT(13) },
55 [IMX7_RESET_A7_SOC_DBG_RESET] = { SRC_A7RCR0, BIT(20) },
56 [IMX7_RESET_A7_L2RESET] = { SRC_A7RCR0, BIT(21) },
57 [IMX7_RESET_SW_M4C_RST] = { SRC_M4RCR, BIT(1) },
58 [IMX7_RESET_SW_M4P_RST] = { SRC_M4RCR, BIT(2) },
59 [IMX7_RESET_EIM_RST] = { SRC_ERCR, BIT(0) },
60 [IMX7_RESET_HSICPHY_PORT_RST] = { SRC_HSICPHY_RCR, BIT(1) },
61 [IMX7_RESET_USBPHY1_POR] = { SRC_USBOPHY1_RCR, BIT(0) },
62 [IMX7_RESET_USBPHY1_PORT_RST] = { SRC_USBOPHY1_RCR, BIT(1) },
63 [IMX7_RESET_USBPHY2_POR] = { SRC_USBOPHY2_RCR, BIT(0) },
64 [IMX7_RESET_USBPHY2_PORT_RST] = { SRC_USBOPHY2_RCR, BIT(1) },
65 [IMX7_RESET_MIPI_PHY_MRST] = { SRC_MIPIPHY_RCR, BIT(1) },
66 [IMX7_RESET_MIPI_PHY_SRST] = { SRC_MIPIPHY_RCR, BIT(2) },
67 [IMX7_RESET_PCIEPHY] = { SRC_PCIEPHY_RCR, BIT(2) | BIT(1) },
68 [IMX7_RESET_PCIEPHY_PERST] = { SRC_PCIEPHY_RCR, BIT(3) },
69 [IMX7_RESET_PCIE_CTRL_APPS_EN] = { SRC_PCIEPHY_RCR, BIT(6) },
70 [IMX7_RESET_PCIE_CTRL_APPS_TURNOFF] = { SRC_PCIEPHY_RCR, BIT(11) },
71 [IMX7_RESET_DDRC_PRST] = { SRC_DDRC_RCR, BIT(0) },
72 [IMX7_RESET_DDRC_CORE_RST] = { SRC_DDRC_RCR, BIT(1) },
73};
74
75static struct imx7_src *to_imx7_src(struct reset_controller_dev *rcdev)
76{
77 return container_of(rcdev, struct imx7_src, rcdev);
78}
79
80static int imx7_reset_set(struct reset_controller_dev *rcdev,
81 unsigned long id, bool assert)
82{
83 struct imx7_src *imx7src = to_imx7_src(rcdev);
84 const struct imx7_src_signal *signal = &imx7_src_signals[id];
85 unsigned int value = assert ? signal->bit : 0;
86
87 switch (id) {
88 case IMX7_RESET_PCIEPHY:
89
90
91
92
93 if (!assert)
94 udelay(10);
95 break;
96
97 case IMX7_RESET_PCIE_CTRL_APPS_EN:
98 value = (assert) ? 0 : signal->bit;
99 break;
100 }
101
102 return regmap_update_bits(imx7src->regmap,
103 signal->offset, signal->bit, value);
104}
105
106static int imx7_reset_assert(struct reset_controller_dev *rcdev,
107 unsigned long id)
108{
109 return imx7_reset_set(rcdev, id, true);
110}
111
112static int imx7_reset_deassert(struct reset_controller_dev *rcdev,
113 unsigned long id)
114{
115 return imx7_reset_set(rcdev, id, false);
116}
117
118static const struct reset_control_ops imx7_reset_ops = {
119 .assert = imx7_reset_assert,
120 .deassert = imx7_reset_deassert,
121};
122
123static int imx7_reset_probe(struct platform_device *pdev)
124{
125 struct imx7_src *imx7src;
126 struct device *dev = &pdev->dev;
127 struct regmap_config config = { .name = "src" };
128
129 imx7src = devm_kzalloc(dev, sizeof(*imx7src), GFP_KERNEL);
130 if (!imx7src)
131 return -ENOMEM;
132
133 imx7src->regmap = syscon_node_to_regmap(dev->of_node);
134 if (IS_ERR(imx7src->regmap)) {
135 dev_err(dev, "Unable to get imx7-src regmap");
136 return PTR_ERR(imx7src->regmap);
137 }
138 regmap_attach_dev(dev, imx7src->regmap, &config);
139
140 imx7src->rcdev.owner = THIS_MODULE;
141 imx7src->rcdev.nr_resets = IMX7_RESET_NUM;
142 imx7src->rcdev.ops = &imx7_reset_ops;
143 imx7src->rcdev.of_node = dev->of_node;
144
145 return devm_reset_controller_register(dev, &imx7src->rcdev);
146}
147
148static const struct of_device_id imx7_reset_dt_ids[] = {
149 { .compatible = "fsl,imx7d-src", },
150 { },
151};
152
153static struct platform_driver imx7_reset_driver = {
154 .probe = imx7_reset_probe,
155 .driver = {
156 .name = KBUILD_MODNAME,
157 .of_match_table = imx7_reset_dt_ids,
158 },
159};
160builtin_platform_driver(imx7_reset_driver);
161
