1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35#include <linux/module.h>
36#include <linux/moduleparam.h>
37#include <linux/netdevice.h>
38#include <linux/etherdevice.h>
39#include <linux/ip.h>
40#include <linux/tcp.h>
41#include <linux/if_vlan.h>
42
43#include "i40iw.h"
44
45
46
47
48
49u32 i40iw_initialize_hw_resources(struct i40iw_device *iwdev)
50{
51 unsigned long num_pds;
52 u32 resources_size;
53 u32 max_mr;
54 u32 max_qp;
55 u32 max_cq;
56 u32 arp_table_size;
57 u32 mrdrvbits;
58 void *resource_ptr;
59
60 max_qp = iwdev->sc_dev.hmc_info->hmc_obj[I40IW_HMC_IW_QP].cnt;
61 max_cq = iwdev->sc_dev.hmc_info->hmc_obj[I40IW_HMC_IW_CQ].cnt;
62 max_mr = iwdev->sc_dev.hmc_info->hmc_obj[I40IW_HMC_IW_MR].cnt;
63 arp_table_size = iwdev->sc_dev.hmc_info->hmc_obj[I40IW_HMC_IW_ARP].cnt;
64 iwdev->max_cqe = 0xFFFFF;
65 num_pds = I40IW_MAX_PDS;
66 resources_size = sizeof(struct i40iw_arp_entry) * arp_table_size;
67 resources_size += sizeof(unsigned long) * BITS_TO_LONGS(max_qp);
68 resources_size += sizeof(unsigned long) * BITS_TO_LONGS(max_mr);
69 resources_size += sizeof(unsigned long) * BITS_TO_LONGS(max_cq);
70 resources_size += sizeof(unsigned long) * BITS_TO_LONGS(num_pds);
71 resources_size += sizeof(unsigned long) * BITS_TO_LONGS(arp_table_size);
72 resources_size += sizeof(struct i40iw_qp **) * max_qp;
73 iwdev->mem_resources = kzalloc(resources_size, GFP_KERNEL);
74
75 if (!iwdev->mem_resources)
76 return -ENOMEM;
77
78 iwdev->max_qp = max_qp;
79 iwdev->max_mr = max_mr;
80 iwdev->max_cq = max_cq;
81 iwdev->max_pd = num_pds;
82 iwdev->arp_table_size = arp_table_size;
83 iwdev->arp_table = (struct i40iw_arp_entry *)iwdev->mem_resources;
84 resource_ptr = iwdev->mem_resources + (sizeof(struct i40iw_arp_entry) * arp_table_size);
85
86 iwdev->device_cap_flags = IB_DEVICE_LOCAL_DMA_LKEY |
87 IB_DEVICE_MEM_WINDOW | IB_DEVICE_MEM_MGT_EXTENSIONS;
88
89 iwdev->allocated_qps = resource_ptr;
90 iwdev->allocated_cqs = &iwdev->allocated_qps[BITS_TO_LONGS(max_qp)];
91 iwdev->allocated_mrs = &iwdev->allocated_cqs[BITS_TO_LONGS(max_cq)];
92 iwdev->allocated_pds = &iwdev->allocated_mrs[BITS_TO_LONGS(max_mr)];
93 iwdev->allocated_arps = &iwdev->allocated_pds[BITS_TO_LONGS(num_pds)];
94 iwdev->qp_table = (struct i40iw_qp **)(&iwdev->allocated_arps[BITS_TO_LONGS(arp_table_size)]);
95 set_bit(0, iwdev->allocated_mrs);
96 set_bit(0, iwdev->allocated_qps);
97 set_bit(0, iwdev->allocated_cqs);
98 set_bit(0, iwdev->allocated_pds);
99 set_bit(0, iwdev->allocated_arps);
100
101
102 set_bit(1, iwdev->allocated_qps);
103 set_bit(1, iwdev->allocated_cqs);
104 set_bit(1, iwdev->allocated_pds);
105 set_bit(2, iwdev->allocated_cqs);
106 set_bit(2, iwdev->allocated_pds);
107
108 spin_lock_init(&iwdev->resource_lock);
109 spin_lock_init(&iwdev->qptable_lock);
110
111 mrdrvbits = 24 - max(get_count_order(iwdev->max_mr), 14);
112 iwdev->mr_stagmask = ~(((1 << mrdrvbits) - 1) << (32 - mrdrvbits));
113 return 0;
114}
115
116
117
118
119
120
121
122static void i40iw_cqp_ce_handler(struct i40iw_device *iwdev, struct i40iw_sc_cq *cq, bool arm)
123{
124 struct i40iw_cqp_request *cqp_request;
125 struct i40iw_sc_dev *dev = &iwdev->sc_dev;
126 u32 cqe_count = 0;
127 struct i40iw_ccq_cqe_info info;
128 int ret;
129
130 do {
131 memset(&info, 0, sizeof(info));
132 ret = dev->ccq_ops->ccq_get_cqe_info(cq, &info);
133 if (ret)
134 break;
135 cqp_request = (struct i40iw_cqp_request *)(unsigned long)info.scratch;
136 if (info.error)
137 i40iw_pr_err("opcode = 0x%x maj_err_code = 0x%x min_err_code = 0x%x\n",
138 info.op_code, info.maj_err_code, info.min_err_code);
139 if (cqp_request) {
140 cqp_request->compl_info.maj_err_code = info.maj_err_code;
141 cqp_request->compl_info.min_err_code = info.min_err_code;
142 cqp_request->compl_info.op_ret_val = info.op_ret_val;
143 cqp_request->compl_info.error = info.error;
144
145 if (cqp_request->waiting) {
146 cqp_request->request_done = true;
147 wake_up(&cqp_request->waitq);
148 i40iw_put_cqp_request(&iwdev->cqp, cqp_request);
149 } else {
150 if (cqp_request->callback_fcn)
151 cqp_request->callback_fcn(cqp_request, 1);
152 i40iw_put_cqp_request(&iwdev->cqp, cqp_request);
153 }
154 }
155
156 cqe_count++;
157 } while (1);
158
159 if (arm && cqe_count) {
160 i40iw_process_bh(dev);
161 dev->ccq_ops->ccq_arm(cq);
162 }
163}
164
165
166
167
168
169
170static void i40iw_iwarp_ce_handler(struct i40iw_device *iwdev,
171 struct i40iw_sc_cq *iwcq)
172{
173 struct i40iw_cq *i40iwcq = iwcq->back_cq;
174
175 if (i40iwcq->ibcq.comp_handler)
176 i40iwcq->ibcq.comp_handler(&i40iwcq->ibcq,
177 i40iwcq->ibcq.cq_context);
178}
179
180
181
182
183
184
185static void i40iw_puda_ce_handler(struct i40iw_device *iwdev,
186 struct i40iw_sc_cq *cq)
187{
188 struct i40iw_sc_dev *dev = (struct i40iw_sc_dev *)&iwdev->sc_dev;
189 enum i40iw_status_code status;
190 u32 compl_error;
191
192 do {
193 status = i40iw_puda_poll_completion(dev, cq, &compl_error);
194 if (status == I40IW_ERR_QUEUE_EMPTY)
195 break;
196 if (status) {
197 i40iw_pr_err("puda status = %d\n", status);
198 break;
199 }
200 if (compl_error) {
201 i40iw_pr_err("puda compl_err =0x%x\n", compl_error);
202 break;
203 }
204 } while (1);
205
206 dev->ccq_ops->ccq_arm(cq);
207}
208
209
210
211
212
213
214void i40iw_process_ceq(struct i40iw_device *iwdev, struct i40iw_ceq *ceq)
215{
216 struct i40iw_sc_dev *dev = &iwdev->sc_dev;
217 struct i40iw_sc_ceq *sc_ceq;
218 struct i40iw_sc_cq *cq;
219 bool arm = true;
220
221 sc_ceq = &ceq->sc_ceq;
222 do {
223 cq = dev->ceq_ops->process_ceq(dev, sc_ceq);
224 if (!cq)
225 break;
226
227 if (cq->cq_type == I40IW_CQ_TYPE_CQP)
228 i40iw_cqp_ce_handler(iwdev, cq, arm);
229 else if (cq->cq_type == I40IW_CQ_TYPE_IWARP)
230 i40iw_iwarp_ce_handler(iwdev, cq);
231 else if ((cq->cq_type == I40IW_CQ_TYPE_ILQ) ||
232 (cq->cq_type == I40IW_CQ_TYPE_IEQ))
233 i40iw_puda_ce_handler(iwdev, cq);
234 } while (1);
235}
236
237
238
239
240
241
242
243
244
245void i40iw_next_iw_state(struct i40iw_qp *iwqp,
246 u8 state,
247 u8 del_hash,
248 u8 term,
249 u8 termlen)
250{
251 struct i40iw_modify_qp_info info;
252
253 memset(&info, 0, sizeof(info));
254 info.next_iwarp_state = state;
255 info.remove_hash_idx = del_hash;
256 info.cq_num_valid = true;
257 info.arp_cache_idx_valid = true;
258 info.dont_send_term = true;
259 info.dont_send_fin = true;
260 info.termlen = termlen;
261
262 if (term & I40IWQP_TERM_SEND_TERM_ONLY)
263 info.dont_send_term = false;
264 if (term & I40IWQP_TERM_SEND_FIN_ONLY)
265 info.dont_send_fin = false;
266 if (iwqp->sc_qp.term_flags && (state == I40IW_QP_STATE_ERROR))
267 info.reset_tcp_conn = true;
268 iwqp->hw_iwarp_state = state;
269 i40iw_hw_modify_qp(iwqp->iwdev, iwqp, &info, 0);
270}
271
272
273
274
275
276void i40iw_process_aeq(struct i40iw_device *iwdev)
277{
278 struct i40iw_sc_dev *dev = &iwdev->sc_dev;
279 struct i40iw_aeq *aeq = &iwdev->aeq;
280 struct i40iw_sc_aeq *sc_aeq = &aeq->sc_aeq;
281 struct i40iw_aeqe_info aeinfo;
282 struct i40iw_aeqe_info *info = &aeinfo;
283 int ret;
284 struct i40iw_qp *iwqp = NULL;
285 struct i40iw_sc_cq *cq = NULL;
286 struct i40iw_cq *iwcq = NULL;
287 struct i40iw_sc_qp *qp = NULL;
288 struct i40iw_qp_host_ctx_info *ctx_info = NULL;
289 unsigned long flags;
290
291 u32 aeqcnt = 0;
292
293 if (!sc_aeq->size)
294 return;
295
296 do {
297 memset(info, 0, sizeof(*info));
298 ret = dev->aeq_ops->get_next_aeqe(sc_aeq, info);
299 if (ret)
300 break;
301
302 aeqcnt++;
303 i40iw_debug(dev, I40IW_DEBUG_AEQ,
304 "%s ae_id = 0x%x bool qp=%d qp_id = %d\n",
305 __func__, info->ae_id, info->qp, info->qp_cq_id);
306 if (info->qp) {
307 spin_lock_irqsave(&iwdev->qptable_lock, flags);
308 iwqp = iwdev->qp_table[info->qp_cq_id];
309 if (!iwqp) {
310 spin_unlock_irqrestore(&iwdev->qptable_lock, flags);
311 i40iw_debug(dev, I40IW_DEBUG_AEQ,
312 "%s qp_id %d is already freed\n",
313 __func__, info->qp_cq_id);
314 continue;
315 }
316 i40iw_qp_add_ref(&iwqp->ibqp);
317 spin_unlock_irqrestore(&iwdev->qptable_lock, flags);
318 qp = &iwqp->sc_qp;
319 spin_lock_irqsave(&iwqp->lock, flags);
320 iwqp->hw_tcp_state = info->tcp_state;
321 iwqp->hw_iwarp_state = info->iwarp_state;
322 iwqp->last_aeq = info->ae_id;
323 spin_unlock_irqrestore(&iwqp->lock, flags);
324 ctx_info = &iwqp->ctx_info;
325 ctx_info->err_rq_idx_valid = true;
326 } else {
327 if (info->ae_id != I40IW_AE_CQ_OPERATION_ERROR)
328 continue;
329 }
330
331 switch (info->ae_id) {
332 case I40IW_AE_LLP_FIN_RECEIVED:
333 if (qp->term_flags)
334 break;
335 if (atomic_inc_return(&iwqp->close_timer_started) == 1) {
336 iwqp->hw_tcp_state = I40IW_TCP_STATE_CLOSE_WAIT;
337 if ((iwqp->hw_tcp_state == I40IW_TCP_STATE_CLOSE_WAIT) &&
338 (iwqp->ibqp_state == IB_QPS_RTS)) {
339 i40iw_next_iw_state(iwqp,
340 I40IW_QP_STATE_CLOSING, 0, 0, 0);
341 i40iw_cm_disconn(iwqp);
342 }
343 iwqp->cm_id->add_ref(iwqp->cm_id);
344 i40iw_schedule_cm_timer(iwqp->cm_node,
345 (struct i40iw_puda_buf *)iwqp,
346 I40IW_TIMER_TYPE_CLOSE, 1, 0);
347 }
348 break;
349 case I40IW_AE_LLP_CLOSE_COMPLETE:
350 if (qp->term_flags)
351 i40iw_terminate_done(qp, 0);
352 else
353 i40iw_cm_disconn(iwqp);
354 break;
355 case I40IW_AE_BAD_CLOSE:
356 case I40IW_AE_RESET_SENT:
357 i40iw_next_iw_state(iwqp, I40IW_QP_STATE_ERROR, 1, 0, 0);
358 i40iw_cm_disconn(iwqp);
359 break;
360 case I40IW_AE_LLP_CONNECTION_RESET:
361 if (atomic_read(&iwqp->close_timer_started))
362 break;
363 i40iw_cm_disconn(iwqp);
364 break;
365 case I40IW_AE_QP_SUSPEND_COMPLETE:
366 i40iw_qp_suspend_resume(dev, &iwqp->sc_qp, false);
367 break;
368 case I40IW_AE_TERMINATE_SENT:
369 i40iw_terminate_send_fin(qp);
370 break;
371 case I40IW_AE_LLP_TERMINATE_RECEIVED:
372 i40iw_terminate_received(qp, info);
373 break;
374 case I40IW_AE_CQ_OPERATION_ERROR:
375 i40iw_pr_err("Processing an iWARP related AE for CQ misc = 0x%04X\n",
376 info->ae_id);
377 cq = (struct i40iw_sc_cq *)(unsigned long)info->compl_ctx;
378 iwcq = (struct i40iw_cq *)cq->back_cq;
379
380 if (iwcq->ibcq.event_handler) {
381 struct ib_event ibevent;
382
383 ibevent.device = iwcq->ibcq.device;
384 ibevent.event = IB_EVENT_CQ_ERR;
385 ibevent.element.cq = &iwcq->ibcq;
386 iwcq->ibcq.event_handler(&ibevent, iwcq->ibcq.cq_context);
387 }
388 break;
389 case I40IW_AE_LLP_DOUBT_REACHABILITY:
390 break;
391 case I40IW_AE_PRIV_OPERATION_DENIED:
392 case I40IW_AE_STAG_ZERO_INVALID:
393 case I40IW_AE_IB_RREQ_AND_Q1_FULL:
394 case I40IW_AE_DDP_UBE_INVALID_DDP_VERSION:
395 case I40IW_AE_DDP_UBE_INVALID_MO:
396 case I40IW_AE_DDP_UBE_INVALID_QN:
397 case I40IW_AE_DDP_NO_L_BIT:
398 case I40IW_AE_RDMAP_ROE_INVALID_RDMAP_VERSION:
399 case I40IW_AE_RDMAP_ROE_UNEXPECTED_OPCODE:
400 case I40IW_AE_ROE_INVALID_RDMA_READ_REQUEST:
401 case I40IW_AE_ROE_INVALID_RDMA_WRITE_OR_READ_RESP:
402 case I40IW_AE_INVALID_ARP_ENTRY:
403 case I40IW_AE_INVALID_TCP_OPTION_RCVD:
404 case I40IW_AE_STALE_ARP_ENTRY:
405 case I40IW_AE_LLP_RECEIVED_MPA_CRC_ERROR:
406 case I40IW_AE_LLP_SEGMENT_TOO_SMALL:
407 case I40IW_AE_LLP_SYN_RECEIVED:
408 case I40IW_AE_LLP_TOO_MANY_RETRIES:
409 case I40IW_AE_LCE_QP_CATASTROPHIC:
410 case I40IW_AE_LCE_FUNCTION_CATASTROPHIC:
411 case I40IW_AE_LCE_CQ_CATASTROPHIC:
412 case I40IW_AE_UDA_XMIT_DGRAM_TOO_LONG:
413 case I40IW_AE_UDA_XMIT_DGRAM_TOO_SHORT:
414 ctx_info->err_rq_idx_valid = false;
415 fallthrough;
416 default:
417 if (!info->sq && ctx_info->err_rq_idx_valid) {
418 ctx_info->err_rq_idx = info->wqe_idx;
419 ctx_info->tcp_info_valid = false;
420 ctx_info->iwarp_info_valid = false;
421 ret = dev->iw_priv_qp_ops->qp_setctx(&iwqp->sc_qp,
422 iwqp->host_ctx.va,
423 ctx_info);
424 }
425 i40iw_terminate_connection(qp, info);
426 break;
427 }
428 if (info->qp)
429 i40iw_qp_rem_ref(&iwqp->ibqp);
430 } while (1);
431
432 if (aeqcnt)
433 dev->aeq_ops->repost_aeq_entries(dev, aeqcnt);
434}
435
436
437
438
439
440
441
442static enum i40iw_status_code
443i40iw_cqp_manage_abvpt_cmd(struct i40iw_device *iwdev,
444 u16 accel_local_port,
445 bool add_port)
446{
447 struct i40iw_apbvt_info *info;
448 struct i40iw_cqp_request *cqp_request;
449 struct cqp_commands_info *cqp_info;
450 enum i40iw_status_code status;
451
452 cqp_request = i40iw_get_cqp_request(&iwdev->cqp, add_port);
453 if (!cqp_request)
454 return I40IW_ERR_NO_MEMORY;
455
456 cqp_info = &cqp_request->info;
457 info = &cqp_info->in.u.manage_apbvt_entry.info;
458
459 memset(info, 0, sizeof(*info));
460 info->add = add_port;
461 info->port = cpu_to_le16(accel_local_port);
462
463 cqp_info->cqp_cmd = OP_MANAGE_APBVT_ENTRY;
464 cqp_info->post_sq = 1;
465 cqp_info->in.u.manage_apbvt_entry.cqp = &iwdev->cqp.sc_cqp;
466 cqp_info->in.u.manage_apbvt_entry.scratch = (uintptr_t)cqp_request;
467 status = i40iw_handle_cqp_op(iwdev, cqp_request);
468 if (status)
469 i40iw_pr_err("CQP-OP Manage APBVT entry fail");
470
471 return status;
472}
473
474
475
476
477
478
479
480enum i40iw_status_code i40iw_manage_apbvt(struct i40iw_device *iwdev,
481 u16 accel_local_port,
482 bool add_port)
483{
484 struct i40iw_cm_core *cm_core = &iwdev->cm_core;
485 enum i40iw_status_code status;
486 unsigned long flags;
487 bool in_use;
488
489
490
491
492
493 if (add_port) {
494 spin_lock_irqsave(&cm_core->apbvt_lock, flags);
495 in_use = __test_and_set_bit(accel_local_port,
496 cm_core->ports_in_use);
497 spin_unlock_irqrestore(&cm_core->apbvt_lock, flags);
498 if (in_use)
499 return 0;
500 return i40iw_cqp_manage_abvpt_cmd(iwdev, accel_local_port,
501 true);
502 } else {
503 spin_lock_irqsave(&cm_core->apbvt_lock, flags);
504 in_use = i40iw_port_in_use(cm_core, accel_local_port);
505 if (in_use) {
506 spin_unlock_irqrestore(&cm_core->apbvt_lock, flags);
507 return 0;
508 }
509 __clear_bit(accel_local_port, cm_core->ports_in_use);
510 status = i40iw_cqp_manage_abvpt_cmd(iwdev, accel_local_port,
511 false);
512 spin_unlock_irqrestore(&cm_core->apbvt_lock, flags);
513 return status;
514 }
515}
516
517
518
519
520
521
522
523
524void i40iw_manage_arp_cache(struct i40iw_device *iwdev,
525 unsigned char *mac_addr,
526 u32 *ip_addr,
527 bool ipv4,
528 u32 action)
529{
530 struct i40iw_add_arp_cache_entry_info *info;
531 struct i40iw_cqp_request *cqp_request;
532 struct cqp_commands_info *cqp_info;
533 int arp_index;
534
535 arp_index = i40iw_arp_table(iwdev, ip_addr, ipv4, mac_addr, action);
536 if (arp_index < 0)
537 return;
538 cqp_request = i40iw_get_cqp_request(&iwdev->cqp, false);
539 if (!cqp_request)
540 return;
541
542 cqp_info = &cqp_request->info;
543 if (action == I40IW_ARP_ADD) {
544 cqp_info->cqp_cmd = OP_ADD_ARP_CACHE_ENTRY;
545 info = &cqp_info->in.u.add_arp_cache_entry.info;
546 memset(info, 0, sizeof(*info));
547 info->arp_index = cpu_to_le16((u16)arp_index);
548 info->permanent = true;
549 ether_addr_copy(info->mac_addr, mac_addr);
550 cqp_info->in.u.add_arp_cache_entry.scratch = (uintptr_t)cqp_request;
551 cqp_info->in.u.add_arp_cache_entry.cqp = &iwdev->cqp.sc_cqp;
552 } else {
553 cqp_info->cqp_cmd = OP_DELETE_ARP_CACHE_ENTRY;
554 cqp_info->in.u.del_arp_cache_entry.scratch = (uintptr_t)cqp_request;
555 cqp_info->in.u.del_arp_cache_entry.cqp = &iwdev->cqp.sc_cqp;
556 cqp_info->in.u.del_arp_cache_entry.arp_index = arp_index;
557 }
558
559 cqp_info->in.u.add_arp_cache_entry.cqp = &iwdev->cqp.sc_cqp;
560 cqp_info->in.u.add_arp_cache_entry.scratch = (uintptr_t)cqp_request;
561 cqp_info->post_sq = 1;
562 if (i40iw_handle_cqp_op(iwdev, cqp_request))
563 i40iw_pr_err("CQP-OP Add/Del Arp Cache entry fail");
564}
565
566
567
568
569
570
571static void i40iw_send_syn_cqp_callback(struct i40iw_cqp_request *cqp_request, u32 send_ack)
572{
573 i40iw_send_syn(cqp_request->param, send_ack);
574}
575
576
577
578
579
580
581
582
583
584
585
586enum i40iw_status_code i40iw_manage_qhash(struct i40iw_device *iwdev,
587 struct i40iw_cm_info *cminfo,
588 enum i40iw_quad_entry_type etype,
589 enum i40iw_quad_hash_manage_type mtype,
590 void *cmnode,
591 bool wait)
592{
593 struct i40iw_qhash_table_info *info;
594 struct i40iw_sc_dev *dev = &iwdev->sc_dev;
595 struct i40iw_sc_vsi *vsi = &iwdev->vsi;
596 enum i40iw_status_code status;
597 struct i40iw_cqp *iwcqp = &iwdev->cqp;
598 struct i40iw_cqp_request *cqp_request;
599 struct cqp_commands_info *cqp_info;
600
601 cqp_request = i40iw_get_cqp_request(iwcqp, wait);
602 if (!cqp_request)
603 return I40IW_ERR_NO_MEMORY;
604 cqp_info = &cqp_request->info;
605 info = &cqp_info->in.u.manage_qhash_table_entry.info;
606 memset(info, 0, sizeof(*info));
607
608 info->vsi = &iwdev->vsi;
609 info->manage = mtype;
610 info->entry_type = etype;
611 if (cminfo->vlan_id != 0xFFFF) {
612 info->vlan_valid = true;
613 info->vlan_id = cpu_to_le16(cminfo->vlan_id);
614 } else {
615 info->vlan_valid = false;
616 }
617
618 info->ipv4_valid = cminfo->ipv4;
619 info->user_pri = cminfo->user_pri;
620 ether_addr_copy(info->mac_addr, iwdev->netdev->dev_addr);
621 info->qp_num = cpu_to_le32(vsi->ilq->qp_id);
622 info->dest_port = cpu_to_le16(cminfo->loc_port);
623 info->dest_ip[0] = cpu_to_le32(cminfo->loc_addr[0]);
624 info->dest_ip[1] = cpu_to_le32(cminfo->loc_addr[1]);
625 info->dest_ip[2] = cpu_to_le32(cminfo->loc_addr[2]);
626 info->dest_ip[3] = cpu_to_le32(cminfo->loc_addr[3]);
627 if (etype == I40IW_QHASH_TYPE_TCP_ESTABLISHED) {
628 info->src_port = cpu_to_le16(cminfo->rem_port);
629 info->src_ip[0] = cpu_to_le32(cminfo->rem_addr[0]);
630 info->src_ip[1] = cpu_to_le32(cminfo->rem_addr[1]);
631 info->src_ip[2] = cpu_to_le32(cminfo->rem_addr[2]);
632 info->src_ip[3] = cpu_to_le32(cminfo->rem_addr[3]);
633 }
634 if (cmnode) {
635 cqp_request->callback_fcn = i40iw_send_syn_cqp_callback;
636 cqp_request->param = (void *)cmnode;
637 }
638
639 if (info->ipv4_valid)
640 i40iw_debug(dev, I40IW_DEBUG_CM,
641 "%s:%s IP=%pI4, port=%d, mac=%pM, vlan_id=%d\n",
642 __func__, (!mtype) ? "DELETE" : "ADD",
643 info->dest_ip,
644 info->dest_port, info->mac_addr, cminfo->vlan_id);
645 else
646 i40iw_debug(dev, I40IW_DEBUG_CM,
647 "%s:%s IP=%pI6, port=%d, mac=%pM, vlan_id=%d\n",
648 __func__, (!mtype) ? "DELETE" : "ADD",
649 info->dest_ip,
650 info->dest_port, info->mac_addr, cminfo->vlan_id);
651 cqp_info->in.u.manage_qhash_table_entry.cqp = &iwdev->cqp.sc_cqp;
652 cqp_info->in.u.manage_qhash_table_entry.scratch = (uintptr_t)cqp_request;
653 cqp_info->cqp_cmd = OP_MANAGE_QHASH_TABLE_ENTRY;
654 cqp_info->post_sq = 1;
655 status = i40iw_handle_cqp_op(iwdev, cqp_request);
656 if (status)
657 i40iw_pr_err("CQP-OP Manage Qhash Entry fail");
658 return status;
659}
660
661
662
663
664
665
666
667
668enum i40iw_status_code i40iw_hw_flush_wqes(struct i40iw_device *iwdev,
669 struct i40iw_sc_qp *qp,
670 struct i40iw_qp_flush_info *info,
671 bool wait)
672{
673 enum i40iw_status_code status;
674 struct i40iw_qp_flush_info *hw_info;
675 struct i40iw_cqp_request *cqp_request;
676 struct cqp_commands_info *cqp_info;
677 struct i40iw_qp *iwqp = (struct i40iw_qp *)qp->back_qp;
678
679 cqp_request = i40iw_get_cqp_request(&iwdev->cqp, wait);
680 if (!cqp_request)
681 return I40IW_ERR_NO_MEMORY;
682
683 cqp_info = &cqp_request->info;
684 hw_info = &cqp_request->info.in.u.qp_flush_wqes.info;
685 memcpy(hw_info, info, sizeof(*hw_info));
686
687 cqp_info->cqp_cmd = OP_QP_FLUSH_WQES;
688 cqp_info->post_sq = 1;
689 cqp_info->in.u.qp_flush_wqes.qp = qp;
690 cqp_info->in.u.qp_flush_wqes.scratch = (uintptr_t)cqp_request;
691 status = i40iw_handle_cqp_op(iwdev, cqp_request);
692 if (status) {
693 i40iw_pr_err("CQP-OP Flush WQE's fail");
694 complete(&iwqp->sq_drained);
695 complete(&iwqp->rq_drained);
696 return status;
697 }
698 if (!cqp_request->compl_info.maj_err_code) {
699 switch (cqp_request->compl_info.min_err_code) {
700 case I40IW_CQP_COMPL_RQ_WQE_FLUSHED:
701 complete(&iwqp->sq_drained);
702 break;
703 case I40IW_CQP_COMPL_SQ_WQE_FLUSHED:
704 complete(&iwqp->rq_drained);
705 break;
706 case I40IW_CQP_COMPL_RQ_SQ_WQE_FLUSHED:
707 break;
708 default:
709 complete(&iwqp->sq_drained);
710 complete(&iwqp->rq_drained);
711 break;
712 }
713 }
714
715 return 0;
716}
717
718
719
720
721
722
723
724
725void i40iw_gen_ae(struct i40iw_device *iwdev,
726 struct i40iw_sc_qp *qp,
727 struct i40iw_gen_ae_info *info,
728 bool wait)
729{
730 struct i40iw_gen_ae_info *ae_info;
731 struct i40iw_cqp_request *cqp_request;
732 struct cqp_commands_info *cqp_info;
733
734 cqp_request = i40iw_get_cqp_request(&iwdev->cqp, wait);
735 if (!cqp_request)
736 return;
737
738 cqp_info = &cqp_request->info;
739 ae_info = &cqp_request->info.in.u.gen_ae.info;
740 memcpy(ae_info, info, sizeof(*ae_info));
741
742 cqp_info->cqp_cmd = OP_GEN_AE;
743 cqp_info->post_sq = 1;
744 cqp_info->in.u.gen_ae.qp = qp;
745 cqp_info->in.u.gen_ae.scratch = (uintptr_t)cqp_request;
746 if (i40iw_handle_cqp_op(iwdev, cqp_request))
747 i40iw_pr_err("CQP OP failed attempting to generate ae_code=0x%x\n",
748 info->ae_code);
749}
750
751
752
753
754
755
756
757enum i40iw_status_code i40iw_hw_manage_vf_pble_bp(struct i40iw_device *iwdev,
758 struct i40iw_manage_vf_pble_info *info,
759 bool wait)
760{
761 enum i40iw_status_code status;
762 struct i40iw_manage_vf_pble_info *hw_info;
763 struct i40iw_cqp_request *cqp_request;
764 struct cqp_commands_info *cqp_info;
765
766 if ((iwdev->init_state < CCQ_CREATED) && wait)
767 wait = false;
768
769 cqp_request = i40iw_get_cqp_request(&iwdev->cqp, wait);
770 if (!cqp_request)
771 return I40IW_ERR_NO_MEMORY;
772
773 cqp_info = &cqp_request->info;
774 hw_info = &cqp_request->info.in.u.manage_vf_pble_bp.info;
775 memcpy(hw_info, info, sizeof(*hw_info));
776
777 cqp_info->cqp_cmd = OP_MANAGE_VF_PBLE_BP;
778 cqp_info->post_sq = 1;
779 cqp_info->in.u.manage_vf_pble_bp.cqp = &iwdev->cqp.sc_cqp;
780 cqp_info->in.u.manage_vf_pble_bp.scratch = (uintptr_t)cqp_request;
781 status = i40iw_handle_cqp_op(iwdev, cqp_request);
782 if (status)
783 i40iw_pr_err("CQP-OP Manage VF pble_bp fail");
784 return status;
785}
786
787
788
789
790
791static enum ib_wc_status i40iw_get_ib_wc(enum i40iw_flush_opcode opcode)
792{
793 switch (opcode) {
794 case FLUSH_PROT_ERR:
795 return IB_WC_LOC_PROT_ERR;
796 case FLUSH_REM_ACCESS_ERR:
797 return IB_WC_REM_ACCESS_ERR;
798 case FLUSH_LOC_QP_OP_ERR:
799 return IB_WC_LOC_QP_OP_ERR;
800 case FLUSH_REM_OP_ERR:
801 return IB_WC_REM_OP_ERR;
802 case FLUSH_LOC_LEN_ERR:
803 return IB_WC_LOC_LEN_ERR;
804 case FLUSH_GENERAL_ERR:
805 return IB_WC_GENERAL_ERR;
806 case FLUSH_FATAL_ERR:
807 default:
808 return IB_WC_FATAL_ERR;
809 }
810}
811
812
813
814
815
816
817
818
819static void i40iw_set_flush_info(struct i40iw_qp_flush_info *pinfo,
820 u16 *min,
821 u16 *maj,
822 enum i40iw_flush_opcode opcode)
823{
824 *min = (u16)i40iw_get_ib_wc(opcode);
825 *maj = CQE_MAJOR_DRV;
826 pinfo->userflushcode = true;
827}
828
829
830
831
832
833
834void i40iw_flush_wqes(struct i40iw_device *iwdev, struct i40iw_qp *iwqp)
835{
836 struct i40iw_qp_flush_info info;
837 struct i40iw_qp_flush_info *pinfo = &info;
838
839 struct i40iw_sc_qp *qp = &iwqp->sc_qp;
840
841 memset(pinfo, 0, sizeof(*pinfo));
842 info.sq = true;
843 info.rq = true;
844 if (qp->term_flags) {
845 i40iw_set_flush_info(pinfo, &pinfo->sq_minor_code,
846 &pinfo->sq_major_code, qp->flush_code);
847 i40iw_set_flush_info(pinfo, &pinfo->rq_minor_code,
848 &pinfo->rq_major_code, qp->flush_code);
849 }
850 (void)i40iw_hw_flush_wqes(iwdev, &iwqp->sc_qp, &info, true);
851}
852
