1
2
3
4
5
6
7
8
9#include <linux/module.h>
10#include <linux/init.h>
11#include <linux/delay.h>
12#include <linux/pm.h>
13#include <linux/gpio/consumer.h>
14#include <linux/i2c.h>
15#include <linux/regmap.h>
16#include <linux/platform_device.h>
17#include <linux/spi/spi.h>
18#include <linux/acpi.h>
19#include <sound/core.h>
20#include <sound/pcm.h>
21#include <sound/pcm_params.h>
22#include <sound/soc.h>
23#include <sound/soc-dapm.h>
24#include <sound/initval.h>
25#include <sound/tlv.h>
26#include <sound/jack.h>
27
28#include "rl6231.h"
29#include "rt5651.h"
30
31#define RT5651_DEVICE_ID_VALUE 0x6281
32
33#define RT5651_PR_RANGE_BASE (0xff + 1)
34#define RT5651_PR_SPACING 0x100
35
36#define RT5651_PR_BASE (RT5651_PR_RANGE_BASE + (0 * RT5651_PR_SPACING))
37
38static const struct regmap_range_cfg rt5651_ranges[] = {
39 { .name = "PR", .range_min = RT5651_PR_BASE,
40 .range_max = RT5651_PR_BASE + 0xb4,
41 .selector_reg = RT5651_PRIV_INDEX,
42 .selector_mask = 0xff,
43 .selector_shift = 0x0,
44 .window_start = RT5651_PRIV_DATA,
45 .window_len = 0x1, },
46};
47
48static const struct reg_sequence init_list[] = {
49 {RT5651_PR_BASE + 0x3d, 0x3e00},
50};
51
52static const struct reg_default rt5651_reg[] = {
53 { 0x00, 0x0000 },
54 { 0x02, 0xc8c8 },
55 { 0x03, 0xc8c8 },
56 { 0x05, 0x0000 },
57 { 0x0d, 0x0000 },
58 { 0x0e, 0x0000 },
59 { 0x0f, 0x0808 },
60 { 0x10, 0x0808 },
61 { 0x19, 0xafaf },
62 { 0x1a, 0xafaf },
63 { 0x1b, 0x0c00 },
64 { 0x1c, 0x2f2f },
65 { 0x1d, 0x2f2f },
66 { 0x1e, 0x0000 },
67 { 0x27, 0x7860 },
68 { 0x28, 0x7070 },
69 { 0x29, 0x8080 },
70 { 0x2a, 0x5252 },
71 { 0x2b, 0x5454 },
72 { 0x2f, 0x0000 },
73 { 0x30, 0x5000 },
74 { 0x3b, 0x0000 },
75 { 0x3c, 0x006f },
76 { 0x3d, 0x0000 },
77 { 0x3e, 0x006f },
78 { 0x45, 0x6000 },
79 { 0x4d, 0x0000 },
80 { 0x4e, 0x0000 },
81 { 0x4f, 0x0279 },
82 { 0x50, 0x0000 },
83 { 0x51, 0x0000 },
84 { 0x52, 0x0279 },
85 { 0x53, 0xf000 },
86 { 0x61, 0x0000 },
87 { 0x62, 0x0000 },
88 { 0x63, 0x00c0 },
89 { 0x64, 0x0000 },
90 { 0x65, 0x0000 },
91 { 0x66, 0x0000 },
92 { 0x70, 0x8000 },
93 { 0x71, 0x8000 },
94 { 0x73, 0x1104 },
95 { 0x74, 0x0c00 },
96 { 0x75, 0x1400 },
97 { 0x77, 0x0c00 },
98 { 0x78, 0x4000 },
99 { 0x79, 0x0123 },
100 { 0x80, 0x0000 },
101 { 0x81, 0x0000 },
102 { 0x82, 0x0000 },
103 { 0x83, 0x0800 },
104 { 0x84, 0x0000 },
105 { 0x85, 0x0008 },
106 { 0x89, 0x0000 },
107 { 0x8e, 0x0004 },
108 { 0x8f, 0x1100 },
109 { 0x90, 0x0000 },
110 { 0x93, 0x2000 },
111 { 0x94, 0x0200 },
112 { 0xb0, 0x2080 },
113 { 0xb1, 0x0000 },
114 { 0xb4, 0x2206 },
115 { 0xb5, 0x1f00 },
116 { 0xb6, 0x0000 },
117 { 0xbb, 0x0000 },
118 { 0xbc, 0x0000 },
119 { 0xbd, 0x0000 },
120 { 0xbe, 0x0000 },
121 { 0xbf, 0x0000 },
122 { 0xc0, 0x0400 },
123 { 0xc1, 0x0000 },
124 { 0xc2, 0x0000 },
125 { 0xcf, 0x0013 },
126 { 0xd0, 0x0680 },
127 { 0xd1, 0x1c17 },
128 { 0xd3, 0xb320 },
129 { 0xd9, 0x0809 },
130 { 0xfa, 0x0010 },
131 { 0xfe, 0x10ec },
132 { 0xff, 0x6281 },
133};
134
135static bool rt5651_volatile_register(struct device *dev, unsigned int reg)
136{
137 int i;
138
139 for (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {
140 if ((reg >= rt5651_ranges[i].window_start &&
141 reg <= rt5651_ranges[i].window_start +
142 rt5651_ranges[i].window_len) ||
143 (reg >= rt5651_ranges[i].range_min &&
144 reg <= rt5651_ranges[i].range_max)) {
145 return true;
146 }
147 }
148
149 switch (reg) {
150 case RT5651_RESET:
151 case RT5651_PRIV_DATA:
152 case RT5651_EQ_CTRL1:
153 case RT5651_ALC_1:
154 case RT5651_IRQ_CTRL2:
155 case RT5651_INT_IRQ_ST:
156 case RT5651_PGM_REG_ARR1:
157 case RT5651_PGM_REG_ARR3:
158 case RT5651_VENDOR_ID:
159 case RT5651_DEVICE_ID:
160 return true;
161 default:
162 return false;
163 }
164}
165
166static bool rt5651_readable_register(struct device *dev, unsigned int reg)
167{
168 int i;
169
170 for (i = 0; i < ARRAY_SIZE(rt5651_ranges); i++) {
171 if ((reg >= rt5651_ranges[i].window_start &&
172 reg <= rt5651_ranges[i].window_start +
173 rt5651_ranges[i].window_len) ||
174 (reg >= rt5651_ranges[i].range_min &&
175 reg <= rt5651_ranges[i].range_max)) {
176 return true;
177 }
178 }
179
180 switch (reg) {
181 case RT5651_RESET:
182 case RT5651_VERSION_ID:
183 case RT5651_VENDOR_ID:
184 case RT5651_DEVICE_ID:
185 case RT5651_HP_VOL:
186 case RT5651_LOUT_CTRL1:
187 case RT5651_LOUT_CTRL2:
188 case RT5651_IN1_IN2:
189 case RT5651_IN3:
190 case RT5651_INL1_INR1_VOL:
191 case RT5651_INL2_INR2_VOL:
192 case RT5651_DAC1_DIG_VOL:
193 case RT5651_DAC2_DIG_VOL:
194 case RT5651_DAC2_CTRL:
195 case RT5651_ADC_DIG_VOL:
196 case RT5651_ADC_DATA:
197 case RT5651_ADC_BST_VOL:
198 case RT5651_STO1_ADC_MIXER:
199 case RT5651_STO2_ADC_MIXER:
200 case RT5651_AD_DA_MIXER:
201 case RT5651_STO_DAC_MIXER:
202 case RT5651_DD_MIXER:
203 case RT5651_DIG_INF_DATA:
204 case RT5651_PDM_CTL:
205 case RT5651_REC_L1_MIXER:
206 case RT5651_REC_L2_MIXER:
207 case RT5651_REC_R1_MIXER:
208 case RT5651_REC_R2_MIXER:
209 case RT5651_HPO_MIXER:
210 case RT5651_OUT_L1_MIXER:
211 case RT5651_OUT_L2_MIXER:
212 case RT5651_OUT_L3_MIXER:
213 case RT5651_OUT_R1_MIXER:
214 case RT5651_OUT_R2_MIXER:
215 case RT5651_OUT_R3_MIXER:
216 case RT5651_LOUT_MIXER:
217 case RT5651_PWR_DIG1:
218 case RT5651_PWR_DIG2:
219 case RT5651_PWR_ANLG1:
220 case RT5651_PWR_ANLG2:
221 case RT5651_PWR_MIXER:
222 case RT5651_PWR_VOL:
223 case RT5651_PRIV_INDEX:
224 case RT5651_PRIV_DATA:
225 case RT5651_I2S1_SDP:
226 case RT5651_I2S2_SDP:
227 case RT5651_ADDA_CLK1:
228 case RT5651_ADDA_CLK2:
229 case RT5651_DMIC:
230 case RT5651_TDM_CTL_1:
231 case RT5651_TDM_CTL_2:
232 case RT5651_TDM_CTL_3:
233 case RT5651_GLB_CLK:
234 case RT5651_PLL_CTRL1:
235 case RT5651_PLL_CTRL2:
236 case RT5651_PLL_MODE_1:
237 case RT5651_PLL_MODE_2:
238 case RT5651_PLL_MODE_3:
239 case RT5651_PLL_MODE_4:
240 case RT5651_PLL_MODE_5:
241 case RT5651_PLL_MODE_6:
242 case RT5651_PLL_MODE_7:
243 case RT5651_DEPOP_M1:
244 case RT5651_DEPOP_M2:
245 case RT5651_DEPOP_M3:
246 case RT5651_CHARGE_PUMP:
247 case RT5651_MICBIAS:
248 case RT5651_A_JD_CTL1:
249 case RT5651_EQ_CTRL1:
250 case RT5651_EQ_CTRL2:
251 case RT5651_ALC_1:
252 case RT5651_ALC_2:
253 case RT5651_ALC_3:
254 case RT5651_JD_CTRL1:
255 case RT5651_JD_CTRL2:
256 case RT5651_IRQ_CTRL1:
257 case RT5651_IRQ_CTRL2:
258 case RT5651_INT_IRQ_ST:
259 case RT5651_GPIO_CTRL1:
260 case RT5651_GPIO_CTRL2:
261 case RT5651_GPIO_CTRL3:
262 case RT5651_PGM_REG_ARR1:
263 case RT5651_PGM_REG_ARR2:
264 case RT5651_PGM_REG_ARR3:
265 case RT5651_PGM_REG_ARR4:
266 case RT5651_PGM_REG_ARR5:
267 case RT5651_SCB_FUNC:
268 case RT5651_SCB_CTRL:
269 case RT5651_BASE_BACK:
270 case RT5651_MP3_PLUS1:
271 case RT5651_MP3_PLUS2:
272 case RT5651_ADJ_HPF_CTRL1:
273 case RT5651_ADJ_HPF_CTRL2:
274 case RT5651_HP_CALIB_AMP_DET:
275 case RT5651_HP_CALIB2:
276 case RT5651_SV_ZCD1:
277 case RT5651_SV_ZCD2:
278 case RT5651_D_MISC:
279 case RT5651_DUMMY2:
280 case RT5651_DUMMY3:
281 return true;
282 default:
283 return false;
284 }
285}
286
287static const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);
288static const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);
289static const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);
290static const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);
291static const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);
292
293
294static const DECLARE_TLV_DB_RANGE(bst_tlv,
295 0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),
296 1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),
297 2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),
298 3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),
299 6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),
300 7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),
301 8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)
302);
303
304
305static const char * const rt5651_data_select[] = {
306 "Normal", "Swap", "left copy to right", "right copy to left"};
307
308static SOC_ENUM_SINGLE_DECL(rt5651_if2_dac_enum, RT5651_DIG_INF_DATA,
309 RT5651_IF2_DAC_SEL_SFT, rt5651_data_select);
310
311static SOC_ENUM_SINGLE_DECL(rt5651_if2_adc_enum, RT5651_DIG_INF_DATA,
312 RT5651_IF2_ADC_SEL_SFT, rt5651_data_select);
313
314static const struct snd_kcontrol_new rt5651_snd_controls[] = {
315
316 SOC_DOUBLE_TLV("HP Playback Volume", RT5651_HP_VOL,
317 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT, 39, 1, out_vol_tlv),
318
319 SOC_DOUBLE_TLV("OUT Playback Volume", RT5651_LOUT_CTRL1,
320 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT, 39, 1, out_vol_tlv),
321
322
323 SOC_DOUBLE("DAC2 Playback Switch", RT5651_DAC2_CTRL,
324 RT5651_M_DAC_L2_VOL_SFT, RT5651_M_DAC_R2_VOL_SFT, 1, 1),
325 SOC_DOUBLE_TLV("DAC1 Playback Volume", RT5651_DAC1_DIG_VOL,
326 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT,
327 175, 0, dac_vol_tlv),
328 SOC_DOUBLE_TLV("Mono DAC Playback Volume", RT5651_DAC2_DIG_VOL,
329 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT,
330 175, 0, dac_vol_tlv),
331
332 SOC_SINGLE_TLV("IN1 Boost", RT5651_IN1_IN2,
333 RT5651_BST_SFT1, 8, 0, bst_tlv),
334 SOC_SINGLE_TLV("IN2 Boost", RT5651_IN1_IN2,
335 RT5651_BST_SFT2, 8, 0, bst_tlv),
336 SOC_SINGLE_TLV("IN3 Boost", RT5651_IN3,
337 RT5651_BST_SFT1, 8, 0, bst_tlv),
338
339 SOC_DOUBLE_TLV("IN Capture Volume", RT5651_INL1_INR1_VOL,
340 RT5651_INL_VOL_SFT, RT5651_INR_VOL_SFT,
341 31, 1, in_vol_tlv),
342
343 SOC_DOUBLE("ADC Capture Switch", RT5651_ADC_DIG_VOL,
344 RT5651_L_MUTE_SFT, RT5651_R_MUTE_SFT, 1, 1),
345 SOC_DOUBLE_TLV("ADC Capture Volume", RT5651_ADC_DIG_VOL,
346 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT,
347 127, 0, adc_vol_tlv),
348 SOC_DOUBLE_TLV("Mono ADC Capture Volume", RT5651_ADC_DATA,
349 RT5651_L_VOL_SFT, RT5651_R_VOL_SFT,
350 127, 0, adc_vol_tlv),
351
352 SOC_DOUBLE_TLV("ADC Boost Gain", RT5651_ADC_BST_VOL,
353 RT5651_ADC_L_BST_SFT, RT5651_ADC_R_BST_SFT,
354 3, 0, adc_bst_tlv),
355
356
357 SOC_SINGLE("IF1 ASRC Switch", RT5651_PLL_MODE_1,
358 RT5651_STO1_T_SFT, 1, 0),
359 SOC_SINGLE("IF2 ASRC Switch", RT5651_PLL_MODE_1,
360 RT5651_STO2_T_SFT, 1, 0),
361 SOC_SINGLE("DMIC ASRC Switch", RT5651_PLL_MODE_1,
362 RT5651_DMIC_1_M_SFT, 1, 0),
363
364 SOC_ENUM("ADC IF2 Data Switch", rt5651_if2_adc_enum),
365 SOC_ENUM("DAC IF2 Data Switch", rt5651_if2_dac_enum),
366};
367
368
369
370
371
372
373
374
375
376static int set_dmic_clk(struct snd_soc_dapm_widget *w,
377 struct snd_kcontrol *kcontrol, int event)
378{
379 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
380 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
381 int idx, rate;
382
383 rate = rt5651->sysclk / rl6231_get_pre_div(rt5651->regmap,
384 RT5651_ADDA_CLK1, RT5651_I2S_PD1_SFT);
385 idx = rl6231_calc_dmic_clk(rate);
386 if (idx < 0)
387 dev_err(component->dev, "Failed to set DMIC clock\n");
388 else
389 snd_soc_component_update_bits(component, RT5651_DMIC, RT5651_DMIC_CLK_MASK,
390 idx << RT5651_DMIC_CLK_SFT);
391
392 return idx;
393}
394
395
396static const struct snd_kcontrol_new rt5651_sto1_adc_l_mix[] = {
397 SOC_DAPM_SINGLE("ADC1 Switch", RT5651_STO1_ADC_MIXER,
398 RT5651_M_STO1_ADC_L1_SFT, 1, 1),
399 SOC_DAPM_SINGLE("ADC2 Switch", RT5651_STO1_ADC_MIXER,
400 RT5651_M_STO1_ADC_L2_SFT, 1, 1),
401};
402
403static const struct snd_kcontrol_new rt5651_sto1_adc_r_mix[] = {
404 SOC_DAPM_SINGLE("ADC1 Switch", RT5651_STO1_ADC_MIXER,
405 RT5651_M_STO1_ADC_R1_SFT, 1, 1),
406 SOC_DAPM_SINGLE("ADC2 Switch", RT5651_STO1_ADC_MIXER,
407 RT5651_M_STO1_ADC_R2_SFT, 1, 1),
408};
409
410static const struct snd_kcontrol_new rt5651_sto2_adc_l_mix[] = {
411 SOC_DAPM_SINGLE("ADC1 Switch", RT5651_STO2_ADC_MIXER,
412 RT5651_M_STO2_ADC_L1_SFT, 1, 1),
413 SOC_DAPM_SINGLE("ADC2 Switch", RT5651_STO2_ADC_MIXER,
414 RT5651_M_STO2_ADC_L2_SFT, 1, 1),
415};
416
417static const struct snd_kcontrol_new rt5651_sto2_adc_r_mix[] = {
418 SOC_DAPM_SINGLE("ADC1 Switch", RT5651_STO2_ADC_MIXER,
419 RT5651_M_STO2_ADC_R1_SFT, 1, 1),
420 SOC_DAPM_SINGLE("ADC2 Switch", RT5651_STO2_ADC_MIXER,
421 RT5651_M_STO2_ADC_R2_SFT, 1, 1),
422};
423
424static const struct snd_kcontrol_new rt5651_dac_l_mix[] = {
425 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5651_AD_DA_MIXER,
426 RT5651_M_ADCMIX_L_SFT, 1, 1),
427 SOC_DAPM_SINGLE("INF1 Switch", RT5651_AD_DA_MIXER,
428 RT5651_M_IF1_DAC_L_SFT, 1, 1),
429};
430
431static const struct snd_kcontrol_new rt5651_dac_r_mix[] = {
432 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5651_AD_DA_MIXER,
433 RT5651_M_ADCMIX_R_SFT, 1, 1),
434 SOC_DAPM_SINGLE("INF1 Switch", RT5651_AD_DA_MIXER,
435 RT5651_M_IF1_DAC_R_SFT, 1, 1),
436};
437
438static const struct snd_kcontrol_new rt5651_sto_dac_l_mix[] = {
439 SOC_DAPM_SINGLE("DAC L1 Switch", RT5651_STO_DAC_MIXER,
440 RT5651_M_DAC_L1_MIXL_SFT, 1, 1),
441 SOC_DAPM_SINGLE("DAC L2 Switch", RT5651_STO_DAC_MIXER,
442 RT5651_M_DAC_L2_MIXL_SFT, 1, 1),
443 SOC_DAPM_SINGLE("DAC R1 Switch", RT5651_STO_DAC_MIXER,
444 RT5651_M_DAC_R1_MIXL_SFT, 1, 1),
445};
446
447static const struct snd_kcontrol_new rt5651_sto_dac_r_mix[] = {
448 SOC_DAPM_SINGLE("DAC R1 Switch", RT5651_STO_DAC_MIXER,
449 RT5651_M_DAC_R1_MIXR_SFT, 1, 1),
450 SOC_DAPM_SINGLE("DAC R2 Switch", RT5651_STO_DAC_MIXER,
451 RT5651_M_DAC_R2_MIXR_SFT, 1, 1),
452 SOC_DAPM_SINGLE("DAC L1 Switch", RT5651_STO_DAC_MIXER,
453 RT5651_M_DAC_L1_MIXR_SFT, 1, 1),
454};
455
456static const struct snd_kcontrol_new rt5651_dd_dac_l_mix[] = {
457 SOC_DAPM_SINGLE("DAC L1 Switch", RT5651_DD_MIXER,
458 RT5651_M_STO_DD_L1_SFT, 1, 1),
459 SOC_DAPM_SINGLE("DAC L2 Switch", RT5651_DD_MIXER,
460 RT5651_M_STO_DD_L2_SFT, 1, 1),
461 SOC_DAPM_SINGLE("DAC R2 Switch", RT5651_DD_MIXER,
462 RT5651_M_STO_DD_R2_L_SFT, 1, 1),
463};
464
465static const struct snd_kcontrol_new rt5651_dd_dac_r_mix[] = {
466 SOC_DAPM_SINGLE("DAC R1 Switch", RT5651_DD_MIXER,
467 RT5651_M_STO_DD_R1_SFT, 1, 1),
468 SOC_DAPM_SINGLE("DAC R2 Switch", RT5651_DD_MIXER,
469 RT5651_M_STO_DD_R2_SFT, 1, 1),
470 SOC_DAPM_SINGLE("DAC L2 Switch", RT5651_DD_MIXER,
471 RT5651_M_STO_DD_L2_R_SFT, 1, 1),
472};
473
474
475static const struct snd_kcontrol_new rt5651_rec_l_mix[] = {
476 SOC_DAPM_SINGLE("INL1 Switch", RT5651_REC_L2_MIXER,
477 RT5651_M_IN1_L_RM_L_SFT, 1, 1),
478 SOC_DAPM_SINGLE("BST3 Switch", RT5651_REC_L2_MIXER,
479 RT5651_M_BST3_RM_L_SFT, 1, 1),
480 SOC_DAPM_SINGLE("BST2 Switch", RT5651_REC_L2_MIXER,
481 RT5651_M_BST2_RM_L_SFT, 1, 1),
482 SOC_DAPM_SINGLE("BST1 Switch", RT5651_REC_L2_MIXER,
483 RT5651_M_BST1_RM_L_SFT, 1, 1),
484};
485
486static const struct snd_kcontrol_new rt5651_rec_r_mix[] = {
487 SOC_DAPM_SINGLE("INR1 Switch", RT5651_REC_R2_MIXER,
488 RT5651_M_IN1_R_RM_R_SFT, 1, 1),
489 SOC_DAPM_SINGLE("BST3 Switch", RT5651_REC_R2_MIXER,
490 RT5651_M_BST3_RM_R_SFT, 1, 1),
491 SOC_DAPM_SINGLE("BST2 Switch", RT5651_REC_R2_MIXER,
492 RT5651_M_BST2_RM_R_SFT, 1, 1),
493 SOC_DAPM_SINGLE("BST1 Switch", RT5651_REC_R2_MIXER,
494 RT5651_M_BST1_RM_R_SFT, 1, 1),
495};
496
497
498
499static const struct snd_kcontrol_new rt5651_out_l_mix[] = {
500 SOC_DAPM_SINGLE("BST1 Switch", RT5651_OUT_L3_MIXER,
501 RT5651_M_BST1_OM_L_SFT, 1, 1),
502 SOC_DAPM_SINGLE("BST2 Switch", RT5651_OUT_L3_MIXER,
503 RT5651_M_BST2_OM_L_SFT, 1, 1),
504 SOC_DAPM_SINGLE("INL1 Switch", RT5651_OUT_L3_MIXER,
505 RT5651_M_IN1_L_OM_L_SFT, 1, 1),
506 SOC_DAPM_SINGLE("REC MIXL Switch", RT5651_OUT_L3_MIXER,
507 RT5651_M_RM_L_OM_L_SFT, 1, 1),
508 SOC_DAPM_SINGLE("DAC L1 Switch", RT5651_OUT_L3_MIXER,
509 RT5651_M_DAC_L1_OM_L_SFT, 1, 1),
510};
511
512static const struct snd_kcontrol_new rt5651_out_r_mix[] = {
513 SOC_DAPM_SINGLE("BST2 Switch", RT5651_OUT_R3_MIXER,
514 RT5651_M_BST2_OM_R_SFT, 1, 1),
515 SOC_DAPM_SINGLE("BST1 Switch", RT5651_OUT_R3_MIXER,
516 RT5651_M_BST1_OM_R_SFT, 1, 1),
517 SOC_DAPM_SINGLE("INR1 Switch", RT5651_OUT_R3_MIXER,
518 RT5651_M_IN1_R_OM_R_SFT, 1, 1),
519 SOC_DAPM_SINGLE("REC MIXR Switch", RT5651_OUT_R3_MIXER,
520 RT5651_M_RM_R_OM_R_SFT, 1, 1),
521 SOC_DAPM_SINGLE("DAC R1 Switch", RT5651_OUT_R3_MIXER,
522 RT5651_M_DAC_R1_OM_R_SFT, 1, 1),
523};
524
525static const struct snd_kcontrol_new rt5651_hpo_mix[] = {
526 SOC_DAPM_SINGLE("HPO MIX DAC1 Switch", RT5651_HPO_MIXER,
527 RT5651_M_DAC1_HM_SFT, 1, 1),
528 SOC_DAPM_SINGLE("HPO MIX HPVOL Switch", RT5651_HPO_MIXER,
529 RT5651_M_HPVOL_HM_SFT, 1, 1),
530};
531
532static const struct snd_kcontrol_new rt5651_lout_mix[] = {
533 SOC_DAPM_SINGLE("DAC L1 Switch", RT5651_LOUT_MIXER,
534 RT5651_M_DAC_L1_LM_SFT, 1, 1),
535 SOC_DAPM_SINGLE("DAC R1 Switch", RT5651_LOUT_MIXER,
536 RT5651_M_DAC_R1_LM_SFT, 1, 1),
537 SOC_DAPM_SINGLE("OUTVOL L Switch", RT5651_LOUT_MIXER,
538 RT5651_M_OV_L_LM_SFT, 1, 1),
539 SOC_DAPM_SINGLE("OUTVOL R Switch", RT5651_LOUT_MIXER,
540 RT5651_M_OV_R_LM_SFT, 1, 1),
541};
542
543static const struct snd_kcontrol_new outvol_l_control =
544 SOC_DAPM_SINGLE("Switch", RT5651_LOUT_CTRL1,
545 RT5651_VOL_L_SFT, 1, 1);
546
547static const struct snd_kcontrol_new outvol_r_control =
548 SOC_DAPM_SINGLE("Switch", RT5651_LOUT_CTRL1,
549 RT5651_VOL_R_SFT, 1, 1);
550
551static const struct snd_kcontrol_new lout_l_mute_control =
552 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5651_LOUT_CTRL1,
553 RT5651_L_MUTE_SFT, 1, 1);
554
555static const struct snd_kcontrol_new lout_r_mute_control =
556 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5651_LOUT_CTRL1,
557 RT5651_R_MUTE_SFT, 1, 1);
558
559static const struct snd_kcontrol_new hpovol_l_control =
560 SOC_DAPM_SINGLE("Switch", RT5651_HP_VOL,
561 RT5651_VOL_L_SFT, 1, 1);
562
563static const struct snd_kcontrol_new hpovol_r_control =
564 SOC_DAPM_SINGLE("Switch", RT5651_HP_VOL,
565 RT5651_VOL_R_SFT, 1, 1);
566
567static const struct snd_kcontrol_new hpo_l_mute_control =
568 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5651_HP_VOL,
569 RT5651_L_MUTE_SFT, 1, 1);
570
571static const struct snd_kcontrol_new hpo_r_mute_control =
572 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5651_HP_VOL,
573 RT5651_R_MUTE_SFT, 1, 1);
574
575
576static const char * const rt5651_stereo1_adc1_src[] = {"DD MIX", "ADC"};
577
578static SOC_ENUM_SINGLE_DECL(
579 rt5651_stereo1_adc1_enum, RT5651_STO1_ADC_MIXER,
580 RT5651_STO1_ADC_1_SRC_SFT, rt5651_stereo1_adc1_src);
581
582static const struct snd_kcontrol_new rt5651_sto1_adc_l1_mux =
583 SOC_DAPM_ENUM("Stereo1 ADC L1 source", rt5651_stereo1_adc1_enum);
584
585static const struct snd_kcontrol_new rt5651_sto1_adc_r1_mux =
586 SOC_DAPM_ENUM("Stereo1 ADC R1 source", rt5651_stereo1_adc1_enum);
587
588static const char * const rt5651_stereo1_adc2_src[] = {"DMIC", "DD MIX"};
589
590static SOC_ENUM_SINGLE_DECL(
591 rt5651_stereo1_adc2_enum, RT5651_STO1_ADC_MIXER,
592 RT5651_STO1_ADC_2_SRC_SFT, rt5651_stereo1_adc2_src);
593
594static const struct snd_kcontrol_new rt5651_sto1_adc_l2_mux =
595 SOC_DAPM_ENUM("Stereo1 ADC L2 source", rt5651_stereo1_adc2_enum);
596
597static const struct snd_kcontrol_new rt5651_sto1_adc_r2_mux =
598 SOC_DAPM_ENUM("Stereo1 ADC R2 source", rt5651_stereo1_adc2_enum);
599
600
601static const char * const rt5651_sto2_adc_l1_src[] = {"DD MIXL", "ADCL"};
602
603static SOC_ENUM_SINGLE_DECL(
604 rt5651_sto2_adc_l1_enum, RT5651_STO1_ADC_MIXER,
605 RT5651_STO2_ADC_L1_SRC_SFT, rt5651_sto2_adc_l1_src);
606
607static const struct snd_kcontrol_new rt5651_sto2_adc_l1_mux =
608 SOC_DAPM_ENUM("Stereo2 ADC1 left source", rt5651_sto2_adc_l1_enum);
609
610static const char * const rt5651_sto2_adc_l2_src[] = {"DMIC L", "DD MIXL"};
611
612static SOC_ENUM_SINGLE_DECL(
613 rt5651_sto2_adc_l2_enum, RT5651_STO1_ADC_MIXER,
614 RT5651_STO2_ADC_L2_SRC_SFT, rt5651_sto2_adc_l2_src);
615
616static const struct snd_kcontrol_new rt5651_sto2_adc_l2_mux =
617 SOC_DAPM_ENUM("Stereo2 ADC2 left source", rt5651_sto2_adc_l2_enum);
618
619static const char * const rt5651_sto2_adc_r1_src[] = {"DD MIXR", "ADCR"};
620
621static SOC_ENUM_SINGLE_DECL(
622 rt5651_sto2_adc_r1_enum, RT5651_STO1_ADC_MIXER,
623 RT5651_STO2_ADC_R1_SRC_SFT, rt5651_sto2_adc_r1_src);
624
625static const struct snd_kcontrol_new rt5651_sto2_adc_r1_mux =
626 SOC_DAPM_ENUM("Stereo2 ADC1 right source", rt5651_sto2_adc_r1_enum);
627
628static const char * const rt5651_sto2_adc_r2_src[] = {"DMIC R", "DD MIXR"};
629
630static SOC_ENUM_SINGLE_DECL(
631 rt5651_sto2_adc_r2_enum, RT5651_STO1_ADC_MIXER,
632 RT5651_STO2_ADC_R2_SRC_SFT, rt5651_sto2_adc_r2_src);
633
634static const struct snd_kcontrol_new rt5651_sto2_adc_r2_mux =
635 SOC_DAPM_ENUM("Stereo2 ADC2 right source", rt5651_sto2_adc_r2_enum);
636
637
638
639static const char * const rt5651_dac_src[] = {"IF1", "IF2"};
640
641static SOC_ENUM_SINGLE_DECL(rt5651_dac_l2_enum, RT5651_DAC2_CTRL,
642 RT5651_SEL_DAC_L2_SFT, rt5651_dac_src);
643
644static const struct snd_kcontrol_new rt5651_dac_l2_mux =
645 SOC_DAPM_ENUM("DAC2 left channel source", rt5651_dac_l2_enum);
646
647static SOC_ENUM_SINGLE_DECL(
648 rt5651_dac_r2_enum, RT5651_DAC2_CTRL,
649 RT5651_SEL_DAC_R2_SFT, rt5651_dac_src);
650
651static const struct snd_kcontrol_new rt5651_dac_r2_mux =
652 SOC_DAPM_ENUM("DAC2 right channel source", rt5651_dac_r2_enum);
653
654
655
656static const char * const rt5651_adc_src[] = {"IF1 ADC1", "IF1 ADC2"};
657
658static SOC_ENUM_SINGLE_DECL(rt5651_if2_adc_src_enum, RT5651_DIG_INF_DATA,
659 RT5651_IF2_ADC_SRC_SFT, rt5651_adc_src);
660
661static const struct snd_kcontrol_new rt5651_if2_adc_src_mux =
662 SOC_DAPM_ENUM("IF2 ADC channel source", rt5651_if2_adc_src_enum);
663
664
665static const char * const rt5651_pdm_sel[] = {"DD MIX", "Stereo DAC MIX"};
666
667static SOC_ENUM_SINGLE_DECL(
668 rt5651_pdm_l_sel_enum, RT5651_PDM_CTL,
669 RT5651_PDM_L_SEL_SFT, rt5651_pdm_sel);
670
671static SOC_ENUM_SINGLE_DECL(
672 rt5651_pdm_r_sel_enum, RT5651_PDM_CTL,
673 RT5651_PDM_R_SEL_SFT, rt5651_pdm_sel);
674
675static const struct snd_kcontrol_new rt5651_pdm_l_mux =
676 SOC_DAPM_ENUM("PDM L select", rt5651_pdm_l_sel_enum);
677
678static const struct snd_kcontrol_new rt5651_pdm_r_mux =
679 SOC_DAPM_ENUM("PDM R select", rt5651_pdm_r_sel_enum);
680
681static int rt5651_amp_power_event(struct snd_soc_dapm_widget *w,
682 struct snd_kcontrol *kcontrol, int event)
683{
684 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
685 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
686
687 switch (event) {
688 case SND_SOC_DAPM_POST_PMU:
689
690 regmap_update_bits(rt5651->regmap, RT5651_PR_BASE +
691 RT5651_CHPUMP_INT_REG1, 0x0700, 0x0200);
692 regmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,
693 RT5651_DEPOP_MASK, RT5651_DEPOP_MAN);
694 regmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,
695 RT5651_HP_CP_MASK | RT5651_HP_SG_MASK |
696 RT5651_HP_CB_MASK, RT5651_HP_CP_PU |
697 RT5651_HP_SG_DIS | RT5651_HP_CB_PU);
698 regmap_write(rt5651->regmap, RT5651_PR_BASE +
699 RT5651_HP_DCC_INT1, 0x9f00);
700
701 regmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,
702 RT5651_PWR_FV1 | RT5651_PWR_FV2, 0);
703 regmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,
704 RT5651_PWR_HA,
705 RT5651_PWR_HA);
706 usleep_range(10000, 15000);
707 regmap_update_bits(rt5651->regmap, RT5651_PWR_ANLG1,
708 RT5651_PWR_FV1 | RT5651_PWR_FV2 ,
709 RT5651_PWR_FV1 | RT5651_PWR_FV2);
710 break;
711
712 default:
713 return 0;
714 }
715
716 return 0;
717}
718
719static int rt5651_hp_event(struct snd_soc_dapm_widget *w,
720 struct snd_kcontrol *kcontrol, int event)
721{
722 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
723 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
724
725 switch (event) {
726 case SND_SOC_DAPM_POST_PMU:
727
728 regmap_update_bits(rt5651->regmap, RT5651_DEPOP_M2,
729 RT5651_DEPOP_MASK | RT5651_DIG_DP_MASK,
730 RT5651_DEPOP_AUTO | RT5651_DIG_DP_EN);
731 regmap_update_bits(rt5651->regmap, RT5651_CHARGE_PUMP,
732 RT5651_PM_HP_MASK, RT5651_PM_HP_HV);
733
734 regmap_update_bits(rt5651->regmap, RT5651_DEPOP_M3,
735 RT5651_CP_FQ1_MASK | RT5651_CP_FQ2_MASK |
736 RT5651_CP_FQ3_MASK,
737 (RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ1_SFT) |
738 (RT5651_CP_FQ_12_KHZ << RT5651_CP_FQ2_SFT) |
739 (RT5651_CP_FQ_192_KHZ << RT5651_CP_FQ3_SFT));
740
741 regmap_write(rt5651->regmap, RT5651_PR_BASE +
742 RT5651_MAMP_INT_REG2, 0x1c00);
743 regmap_update_bits(rt5651->regmap, RT5651_DEPOP_M1,
744 RT5651_HP_CP_MASK | RT5651_HP_SG_MASK,
745 RT5651_HP_CP_PD | RT5651_HP_SG_EN);
746 regmap_update_bits(rt5651->regmap, RT5651_PR_BASE +
747 RT5651_CHPUMP_INT_REG1, 0x0700, 0x0400);
748 rt5651->hp_mute = false;
749 break;
750
751 case SND_SOC_DAPM_PRE_PMD:
752 rt5651->hp_mute = true;
753 usleep_range(70000, 75000);
754 break;
755
756 default:
757 return 0;
758 }
759
760 return 0;
761}
762
763static int rt5651_hp_post_event(struct snd_soc_dapm_widget *w,
764 struct snd_kcontrol *kcontrol, int event)
765{
766
767 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
768 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
769
770 switch (event) {
771 case SND_SOC_DAPM_POST_PMU:
772 if (!rt5651->hp_mute)
773 usleep_range(80000, 85000);
774
775 break;
776
777 default:
778 return 0;
779 }
780
781 return 0;
782}
783
784static int rt5651_bst1_event(struct snd_soc_dapm_widget *w,
785 struct snd_kcontrol *kcontrol, int event)
786{
787 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
788
789 switch (event) {
790 case SND_SOC_DAPM_POST_PMU:
791 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
792 RT5651_PWR_BST1_OP2, RT5651_PWR_BST1_OP2);
793 break;
794
795 case SND_SOC_DAPM_PRE_PMD:
796 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
797 RT5651_PWR_BST1_OP2, 0);
798 break;
799
800 default:
801 return 0;
802 }
803
804 return 0;
805}
806
807static int rt5651_bst2_event(struct snd_soc_dapm_widget *w,
808 struct snd_kcontrol *kcontrol, int event)
809{
810 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
811
812 switch (event) {
813 case SND_SOC_DAPM_POST_PMU:
814 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
815 RT5651_PWR_BST2_OP2, RT5651_PWR_BST2_OP2);
816 break;
817
818 case SND_SOC_DAPM_PRE_PMD:
819 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
820 RT5651_PWR_BST2_OP2, 0);
821 break;
822
823 default:
824 return 0;
825 }
826
827 return 0;
828}
829
830static int rt5651_bst3_event(struct snd_soc_dapm_widget *w,
831 struct snd_kcontrol *kcontrol, int event)
832{
833 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
834
835 switch (event) {
836 case SND_SOC_DAPM_POST_PMU:
837 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
838 RT5651_PWR_BST3_OP2, RT5651_PWR_BST3_OP2);
839 break;
840
841 case SND_SOC_DAPM_PRE_PMD:
842 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
843 RT5651_PWR_BST3_OP2, 0);
844 break;
845
846 default:
847 return 0;
848 }
849
850 return 0;
851}
852
853static const struct snd_soc_dapm_widget rt5651_dapm_widgets[] = {
854
855 SND_SOC_DAPM_SUPPLY_S("I2S1 ASRC", 1, RT5651_PLL_MODE_2,
856 15, 0, NULL, 0),
857 SND_SOC_DAPM_SUPPLY_S("I2S2 ASRC", 1, RT5651_PLL_MODE_2,
858 14, 0, NULL, 0),
859 SND_SOC_DAPM_SUPPLY_S("STO1 DAC ASRC", 1, RT5651_PLL_MODE_2,
860 13, 0, NULL, 0),
861 SND_SOC_DAPM_SUPPLY_S("STO2 DAC ASRC", 1, RT5651_PLL_MODE_2,
862 12, 0, NULL, 0),
863 SND_SOC_DAPM_SUPPLY_S("ADC ASRC", 1, RT5651_PLL_MODE_2,
864 11, 0, NULL, 0),
865
866
867 SND_SOC_DAPM_SUPPLY("LDO", RT5651_PWR_ANLG1,
868 RT5651_PWR_LDO_BIT, 0, NULL, 0),
869 SND_SOC_DAPM_SUPPLY("micbias1", RT5651_PWR_ANLG2,
870 RT5651_PWR_MB1_BIT, 0, NULL, 0),
871
872 SND_SOC_DAPM_INPUT("MIC1"),
873 SND_SOC_DAPM_INPUT("MIC2"),
874 SND_SOC_DAPM_INPUT("MIC3"),
875
876 SND_SOC_DAPM_INPUT("IN1P"),
877 SND_SOC_DAPM_INPUT("IN2P"),
878 SND_SOC_DAPM_INPUT("IN2N"),
879 SND_SOC_DAPM_INPUT("IN3P"),
880 SND_SOC_DAPM_INPUT("DMIC L1"),
881 SND_SOC_DAPM_INPUT("DMIC R1"),
882 SND_SOC_DAPM_SUPPLY("DMIC CLK", RT5651_DMIC, RT5651_DMIC_1_EN_SFT,
883 0, set_dmic_clk, SND_SOC_DAPM_PRE_PMU),
884
885 SND_SOC_DAPM_PGA_E("BST1", RT5651_PWR_ANLG2,
886 RT5651_PWR_BST1_BIT, 0, NULL, 0, rt5651_bst1_event,
887 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
888 SND_SOC_DAPM_PGA_E("BST2", RT5651_PWR_ANLG2,
889 RT5651_PWR_BST2_BIT, 0, NULL, 0, rt5651_bst2_event,
890 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
891 SND_SOC_DAPM_PGA_E("BST3", RT5651_PWR_ANLG2,
892 RT5651_PWR_BST3_BIT, 0, NULL, 0, rt5651_bst3_event,
893 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
894
895 SND_SOC_DAPM_PGA("INL1 VOL", RT5651_PWR_VOL,
896 RT5651_PWR_IN1_L_BIT, 0, NULL, 0),
897 SND_SOC_DAPM_PGA("INR1 VOL", RT5651_PWR_VOL,
898 RT5651_PWR_IN1_R_BIT, 0, NULL, 0),
899 SND_SOC_DAPM_PGA("INL2 VOL", RT5651_PWR_VOL,
900 RT5651_PWR_IN2_L_BIT, 0, NULL, 0),
901 SND_SOC_DAPM_PGA("INR2 VOL", RT5651_PWR_VOL,
902 RT5651_PWR_IN2_R_BIT, 0, NULL, 0),
903
904
905 SND_SOC_DAPM_MIXER("RECMIXL", RT5651_PWR_MIXER, RT5651_PWR_RM_L_BIT, 0,
906 rt5651_rec_l_mix, ARRAY_SIZE(rt5651_rec_l_mix)),
907 SND_SOC_DAPM_MIXER("RECMIXR", RT5651_PWR_MIXER, RT5651_PWR_RM_R_BIT, 0,
908 rt5651_rec_r_mix, ARRAY_SIZE(rt5651_rec_r_mix)),
909
910 SND_SOC_DAPM_ADC("ADC L", NULL, SND_SOC_NOPM, 0, 0),
911 SND_SOC_DAPM_ADC("ADC R", NULL, SND_SOC_NOPM, 0, 0),
912 SND_SOC_DAPM_SUPPLY("ADC L Power", RT5651_PWR_DIG1,
913 RT5651_PWR_ADC_L_BIT, 0, NULL, 0),
914 SND_SOC_DAPM_SUPPLY("ADC R Power", RT5651_PWR_DIG1,
915 RT5651_PWR_ADC_R_BIT, 0, NULL, 0),
916
917 SND_SOC_DAPM_MUX("Stereo1 ADC L2 Mux", SND_SOC_NOPM, 0, 0,
918 &rt5651_sto1_adc_l2_mux),
919 SND_SOC_DAPM_MUX("Stereo1 ADC R2 Mux", SND_SOC_NOPM, 0, 0,
920 &rt5651_sto1_adc_r2_mux),
921 SND_SOC_DAPM_MUX("Stereo1 ADC L1 Mux", SND_SOC_NOPM, 0, 0,
922 &rt5651_sto1_adc_l1_mux),
923 SND_SOC_DAPM_MUX("Stereo1 ADC R1 Mux", SND_SOC_NOPM, 0, 0,
924 &rt5651_sto1_adc_r1_mux),
925 SND_SOC_DAPM_MUX("Stereo2 ADC L2 Mux", SND_SOC_NOPM, 0, 0,
926 &rt5651_sto2_adc_l2_mux),
927 SND_SOC_DAPM_MUX("Stereo2 ADC L1 Mux", SND_SOC_NOPM, 0, 0,
928 &rt5651_sto2_adc_l1_mux),
929 SND_SOC_DAPM_MUX("Stereo2 ADC R1 Mux", SND_SOC_NOPM, 0, 0,
930 &rt5651_sto2_adc_r1_mux),
931 SND_SOC_DAPM_MUX("Stereo2 ADC R2 Mux", SND_SOC_NOPM, 0, 0,
932 &rt5651_sto2_adc_r2_mux),
933
934 SND_SOC_DAPM_SUPPLY("Stereo1 Filter", RT5651_PWR_DIG2,
935 RT5651_PWR_ADC_STO1_F_BIT, 0, NULL, 0),
936 SND_SOC_DAPM_SUPPLY("Stereo2 Filter", RT5651_PWR_DIG2,
937 RT5651_PWR_ADC_STO2_F_BIT, 0, NULL, 0),
938 SND_SOC_DAPM_MIXER("Stereo1 ADC MIXL", SND_SOC_NOPM, 0, 0,
939 rt5651_sto1_adc_l_mix,
940 ARRAY_SIZE(rt5651_sto1_adc_l_mix)),
941 SND_SOC_DAPM_MIXER("Stereo1 ADC MIXR", SND_SOC_NOPM, 0, 0,
942 rt5651_sto1_adc_r_mix,
943 ARRAY_SIZE(rt5651_sto1_adc_r_mix)),
944 SND_SOC_DAPM_MIXER("Stereo2 ADC MIXL", SND_SOC_NOPM, 0, 0,
945 rt5651_sto2_adc_l_mix,
946 ARRAY_SIZE(rt5651_sto2_adc_l_mix)),
947 SND_SOC_DAPM_MIXER("Stereo2 ADC MIXR", SND_SOC_NOPM, 0, 0,
948 rt5651_sto2_adc_r_mix,
949 ARRAY_SIZE(rt5651_sto2_adc_r_mix)),
950
951
952 SND_SOC_DAPM_SUPPLY("I2S1", RT5651_PWR_DIG1,
953 RT5651_PWR_I2S1_BIT, 0, NULL, 0),
954 SND_SOC_DAPM_PGA("IF1 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
955 SND_SOC_DAPM_PGA("IF1 DAC1 L", SND_SOC_NOPM, 0, 0, NULL, 0),
956 SND_SOC_DAPM_PGA("IF1 DAC1 R", SND_SOC_NOPM, 0, 0, NULL, 0),
957 SND_SOC_DAPM_PGA("IF1 ADC1", SND_SOC_NOPM, 0, 0, NULL, 0),
958 SND_SOC_DAPM_PGA("IF1 DAC2 L", SND_SOC_NOPM, 0, 0, NULL, 0),
959 SND_SOC_DAPM_PGA("IF1 DAC2 R", SND_SOC_NOPM, 0, 0, NULL, 0),
960 SND_SOC_DAPM_PGA("IF1 ADC2", SND_SOC_NOPM, 0, 0, NULL, 0),
961 SND_SOC_DAPM_SUPPLY("I2S2", RT5651_PWR_DIG1,
962 RT5651_PWR_I2S2_BIT, 0, NULL, 0),
963 SND_SOC_DAPM_PGA("IF2 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
964 SND_SOC_DAPM_PGA("IF2 DAC L", SND_SOC_NOPM, 0, 0, NULL, 0),
965 SND_SOC_DAPM_PGA("IF2 DAC R", SND_SOC_NOPM, 0, 0, NULL, 0),
966 SND_SOC_DAPM_MUX("IF2 ADC", SND_SOC_NOPM, 0, 0,
967 &rt5651_if2_adc_src_mux),
968
969
970
971 SND_SOC_DAPM_MUX("PDM L Mux", RT5651_PDM_CTL,
972 RT5651_M_PDM_L_SFT, 1, &rt5651_pdm_l_mux),
973 SND_SOC_DAPM_MUX("PDM R Mux", RT5651_PDM_CTL,
974 RT5651_M_PDM_R_SFT, 1, &rt5651_pdm_r_mux),
975
976 SND_SOC_DAPM_AIF_IN("AIF1RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0),
977 SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0, SND_SOC_NOPM, 0, 0),
978 SND_SOC_DAPM_AIF_IN("AIF2RX", "AIF2 Playback", 0, SND_SOC_NOPM, 0, 0),
979 SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0, SND_SOC_NOPM, 0, 0),
980
981
982 SND_SOC_DAPM_PGA("Audio DSP", SND_SOC_NOPM, 0, 0, NULL, 0),
983
984
985
986 SND_SOC_DAPM_MIXER("DAC MIXL", SND_SOC_NOPM, 0, 0,
987 rt5651_dac_l_mix, ARRAY_SIZE(rt5651_dac_l_mix)),
988 SND_SOC_DAPM_MIXER("DAC MIXR", SND_SOC_NOPM, 0, 0,
989 rt5651_dac_r_mix, ARRAY_SIZE(rt5651_dac_r_mix)),
990
991
992 SND_SOC_DAPM_MUX("DAC L2 Mux", SND_SOC_NOPM, 0, 0, &rt5651_dac_l2_mux),
993 SND_SOC_DAPM_MUX("DAC R2 Mux", SND_SOC_NOPM, 0, 0, &rt5651_dac_r2_mux),
994 SND_SOC_DAPM_PGA("DAC L2 Volume", SND_SOC_NOPM, 0, 0, NULL, 0),
995 SND_SOC_DAPM_PGA("DAC R2 Volume", SND_SOC_NOPM, 0, 0, NULL, 0),
996
997 SND_SOC_DAPM_SUPPLY("Stero1 DAC Power", RT5651_PWR_DIG2,
998 RT5651_PWR_DAC_STO1_F_BIT, 0, NULL, 0),
999 SND_SOC_DAPM_SUPPLY("Stero2 DAC Power", RT5651_PWR_DIG2,
1000 RT5651_PWR_DAC_STO2_F_BIT, 0, NULL, 0),
1001
1002 SND_SOC_DAPM_MIXER("Stereo DAC MIXL", SND_SOC_NOPM, 0, 0,
1003 rt5651_sto_dac_l_mix,
1004 ARRAY_SIZE(rt5651_sto_dac_l_mix)),
1005 SND_SOC_DAPM_MIXER("Stereo DAC MIXR", SND_SOC_NOPM, 0, 0,
1006 rt5651_sto_dac_r_mix,
1007 ARRAY_SIZE(rt5651_sto_dac_r_mix)),
1008 SND_SOC_DAPM_MIXER("DD MIXL", SND_SOC_NOPM, 0, 0,
1009 rt5651_dd_dac_l_mix,
1010 ARRAY_SIZE(rt5651_dd_dac_l_mix)),
1011 SND_SOC_DAPM_MIXER("DD MIXR", SND_SOC_NOPM, 0, 0,
1012 rt5651_dd_dac_r_mix,
1013 ARRAY_SIZE(rt5651_dd_dac_r_mix)),
1014
1015
1016 SND_SOC_DAPM_DAC("DAC L1", NULL, SND_SOC_NOPM, 0, 0),
1017 SND_SOC_DAPM_DAC("DAC R1", NULL, SND_SOC_NOPM, 0, 0),
1018 SND_SOC_DAPM_SUPPLY("DAC L1 Power", RT5651_PWR_DIG1,
1019 RT5651_PWR_DAC_L1_BIT, 0, NULL, 0),
1020 SND_SOC_DAPM_SUPPLY("DAC R1 Power", RT5651_PWR_DIG1,
1021 RT5651_PWR_DAC_R1_BIT, 0, NULL, 0),
1022
1023 SND_SOC_DAPM_MIXER("OUT MIXL", RT5651_PWR_MIXER, RT5651_PWR_OM_L_BIT,
1024 0, rt5651_out_l_mix, ARRAY_SIZE(rt5651_out_l_mix)),
1025 SND_SOC_DAPM_MIXER("OUT MIXR", RT5651_PWR_MIXER, RT5651_PWR_OM_R_BIT,
1026 0, rt5651_out_r_mix, ARRAY_SIZE(rt5651_out_r_mix)),
1027
1028 SND_SOC_DAPM_SWITCH("OUTVOL L", RT5651_PWR_VOL,
1029 RT5651_PWR_OV_L_BIT, 0, &outvol_l_control),
1030 SND_SOC_DAPM_SWITCH("OUTVOL R", RT5651_PWR_VOL,
1031 RT5651_PWR_OV_R_BIT, 0, &outvol_r_control),
1032 SND_SOC_DAPM_SWITCH("HPOVOL L", RT5651_PWR_VOL,
1033 RT5651_PWR_HV_L_BIT, 0, &hpovol_l_control),
1034 SND_SOC_DAPM_SWITCH("HPOVOL R", RT5651_PWR_VOL,
1035 RT5651_PWR_HV_R_BIT, 0, &hpovol_r_control),
1036 SND_SOC_DAPM_PGA("INL1", RT5651_PWR_VOL,
1037 RT5651_PWR_IN1_L_BIT, 0, NULL, 0),
1038 SND_SOC_DAPM_PGA("INR1", RT5651_PWR_VOL,
1039 RT5651_PWR_IN1_R_BIT, 0, NULL, 0),
1040 SND_SOC_DAPM_PGA("INL2", RT5651_PWR_VOL,
1041 RT5651_PWR_IN2_L_BIT, 0, NULL, 0),
1042 SND_SOC_DAPM_PGA("INR2", RT5651_PWR_VOL,
1043 RT5651_PWR_IN2_R_BIT, 0, NULL, 0),
1044
1045 SND_SOC_DAPM_MIXER("HPOL MIX", SND_SOC_NOPM, 0, 0,
1046 rt5651_hpo_mix, ARRAY_SIZE(rt5651_hpo_mix)),
1047 SND_SOC_DAPM_MIXER("HPOR MIX", SND_SOC_NOPM, 0, 0,
1048 rt5651_hpo_mix, ARRAY_SIZE(rt5651_hpo_mix)),
1049 SND_SOC_DAPM_SUPPLY("HP L Amp", RT5651_PWR_ANLG1,
1050 RT5651_PWR_HP_L_BIT, 0, NULL, 0),
1051 SND_SOC_DAPM_SUPPLY("HP R Amp", RT5651_PWR_ANLG1,
1052 RT5651_PWR_HP_R_BIT, 0, NULL, 0),
1053 SND_SOC_DAPM_MIXER("LOUT MIX", RT5651_PWR_ANLG1, RT5651_PWR_LM_BIT, 0,
1054 rt5651_lout_mix, ARRAY_SIZE(rt5651_lout_mix)),
1055
1056 SND_SOC_DAPM_SUPPLY("Amp Power", RT5651_PWR_ANLG1,
1057 RT5651_PWR_HA_BIT, 0, rt5651_amp_power_event,
1058 SND_SOC_DAPM_POST_PMU),
1059 SND_SOC_DAPM_PGA_S("HP Amp", 1, SND_SOC_NOPM, 0, 0, rt5651_hp_event,
1060 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
1061 SND_SOC_DAPM_SWITCH("HPO L Playback", SND_SOC_NOPM, 0, 0,
1062 &hpo_l_mute_control),
1063 SND_SOC_DAPM_SWITCH("HPO R Playback", SND_SOC_NOPM, 0, 0,
1064 &hpo_r_mute_control),
1065 SND_SOC_DAPM_SWITCH("LOUT L Playback", SND_SOC_NOPM, 0, 0,
1066 &lout_l_mute_control),
1067 SND_SOC_DAPM_SWITCH("LOUT R Playback", SND_SOC_NOPM, 0, 0,
1068 &lout_r_mute_control),
1069 SND_SOC_DAPM_POST("HP Post", rt5651_hp_post_event),
1070
1071
1072 SND_SOC_DAPM_OUTPUT("HPOL"),
1073 SND_SOC_DAPM_OUTPUT("HPOR"),
1074 SND_SOC_DAPM_OUTPUT("LOUTL"),
1075 SND_SOC_DAPM_OUTPUT("LOUTR"),
1076 SND_SOC_DAPM_OUTPUT("PDML"),
1077 SND_SOC_DAPM_OUTPUT("PDMR"),
1078};
1079
1080static const struct snd_soc_dapm_route rt5651_dapm_routes[] = {
1081 {"Stero1 DAC Power", NULL, "STO1 DAC ASRC"},
1082 {"Stero2 DAC Power", NULL, "STO2 DAC ASRC"},
1083 {"I2S1", NULL, "I2S1 ASRC"},
1084 {"I2S2", NULL, "I2S2 ASRC"},
1085
1086 {"IN1P", NULL, "LDO"},
1087 {"IN2P", NULL, "LDO"},
1088 {"IN3P", NULL, "LDO"},
1089
1090 {"IN1P", NULL, "MIC1"},
1091 {"IN2P", NULL, "MIC2"},
1092 {"IN2N", NULL, "MIC2"},
1093 {"IN3P", NULL, "MIC3"},
1094
1095 {"BST1", NULL, "IN1P"},
1096 {"BST2", NULL, "IN2P"},
1097 {"BST2", NULL, "IN2N"},
1098 {"BST3", NULL, "IN3P"},
1099
1100 {"INL1 VOL", NULL, "IN2P"},
1101 {"INR1 VOL", NULL, "IN2N"},
1102
1103 {"RECMIXL", "INL1 Switch", "INL1 VOL"},
1104 {"RECMIXL", "BST3 Switch", "BST3"},
1105 {"RECMIXL", "BST2 Switch", "BST2"},
1106 {"RECMIXL", "BST1 Switch", "BST1"},
1107
1108 {"RECMIXR", "INR1 Switch", "INR1 VOL"},
1109 {"RECMIXR", "BST3 Switch", "BST3"},
1110 {"RECMIXR", "BST2 Switch", "BST2"},
1111 {"RECMIXR", "BST1 Switch", "BST1"},
1112
1113 {"ADC L", NULL, "RECMIXL"},
1114 {"ADC L", NULL, "ADC L Power"},
1115 {"ADC R", NULL, "RECMIXR"},
1116 {"ADC R", NULL, "ADC R Power"},
1117
1118 {"DMIC L1", NULL, "DMIC CLK"},
1119 {"DMIC R1", NULL, "DMIC CLK"},
1120
1121 {"Stereo1 ADC L2 Mux", "DMIC", "DMIC L1"},
1122 {"Stereo1 ADC L2 Mux", "DD MIX", "DD MIXL"},
1123 {"Stereo1 ADC L1 Mux", "ADC", "ADC L"},
1124 {"Stereo1 ADC L1 Mux", "DD MIX", "DD MIXL"},
1125
1126 {"Stereo1 ADC R1 Mux", "ADC", "ADC R"},
1127 {"Stereo1 ADC R1 Mux", "DD MIX", "DD MIXR"},
1128 {"Stereo1 ADC R2 Mux", "DMIC", "DMIC R1"},
1129 {"Stereo1 ADC R2 Mux", "DD MIX", "DD MIXR"},
1130
1131 {"Stereo2 ADC L2 Mux", "DMIC L", "DMIC L1"},
1132 {"Stereo2 ADC L2 Mux", "DD MIXL", "DD MIXL"},
1133 {"Stereo2 ADC L1 Mux", "DD MIXL", "DD MIXL"},
1134 {"Stereo2 ADC L1 Mux", "ADCL", "ADC L"},
1135
1136 {"Stereo2 ADC R1 Mux", "DD MIXR", "DD MIXR"},
1137 {"Stereo2 ADC R1 Mux", "ADCR", "ADC R"},
1138 {"Stereo2 ADC R2 Mux", "DMIC R", "DMIC R1"},
1139 {"Stereo2 ADC R2 Mux", "DD MIXR", "DD MIXR"},
1140
1141 {"Stereo1 ADC MIXL", "ADC1 Switch", "Stereo1 ADC L1 Mux"},
1142 {"Stereo1 ADC MIXL", "ADC2 Switch", "Stereo1 ADC L2 Mux"},
1143 {"Stereo1 ADC MIXL", NULL, "Stereo1 Filter"},
1144 {"Stereo1 Filter", NULL, "ADC ASRC"},
1145
1146 {"Stereo1 ADC MIXR", "ADC1 Switch", "Stereo1 ADC R1 Mux"},
1147 {"Stereo1 ADC MIXR", "ADC2 Switch", "Stereo1 ADC R2 Mux"},
1148 {"Stereo1 ADC MIXR", NULL, "Stereo1 Filter"},
1149
1150 {"Stereo2 ADC MIXL", "ADC1 Switch", "Stereo2 ADC L1 Mux"},
1151 {"Stereo2 ADC MIXL", "ADC2 Switch", "Stereo2 ADC L2 Mux"},
1152 {"Stereo2 ADC MIXL", NULL, "Stereo2 Filter"},
1153 {"Stereo2 Filter", NULL, "ADC ASRC"},
1154
1155 {"Stereo2 ADC MIXR", "ADC1 Switch", "Stereo2 ADC R1 Mux"},
1156 {"Stereo2 ADC MIXR", "ADC2 Switch", "Stereo2 ADC R2 Mux"},
1157 {"Stereo2 ADC MIXR", NULL, "Stereo2 Filter"},
1158
1159 {"IF1 ADC2", NULL, "Stereo2 ADC MIXL"},
1160 {"IF1 ADC2", NULL, "Stereo2 ADC MIXR"},
1161 {"IF1 ADC1", NULL, "Stereo1 ADC MIXL"},
1162 {"IF1 ADC1", NULL, "Stereo1 ADC MIXR"},
1163
1164 {"IF1 ADC1", NULL, "I2S1"},
1165
1166 {"IF2 ADC", "IF1 ADC1", "IF1 ADC1"},
1167 {"IF2 ADC", "IF1 ADC2", "IF1 ADC2"},
1168 {"IF2 ADC", NULL, "I2S2"},
1169
1170 {"AIF1TX", NULL, "IF1 ADC1"},
1171 {"AIF1TX", NULL, "IF1 ADC2"},
1172 {"AIF2TX", NULL, "IF2 ADC"},
1173
1174 {"IF1 DAC", NULL, "AIF1RX"},
1175 {"IF1 DAC", NULL, "I2S1"},
1176 {"IF2 DAC", NULL, "AIF2RX"},
1177 {"IF2 DAC", NULL, "I2S2"},
1178
1179 {"IF1 DAC1 L", NULL, "IF1 DAC"},
1180 {"IF1 DAC1 R", NULL, "IF1 DAC"},
1181 {"IF1 DAC2 L", NULL, "IF1 DAC"},
1182 {"IF1 DAC2 R", NULL, "IF1 DAC"},
1183 {"IF2 DAC L", NULL, "IF2 DAC"},
1184 {"IF2 DAC R", NULL, "IF2 DAC"},
1185
1186 {"DAC MIXL", "Stereo ADC Switch", "Stereo1 ADC MIXL"},
1187 {"DAC MIXL", "INF1 Switch", "IF1 DAC1 L"},
1188 {"DAC MIXR", "Stereo ADC Switch", "Stereo1 ADC MIXR"},
1189 {"DAC MIXR", "INF1 Switch", "IF1 DAC1 R"},
1190
1191 {"Audio DSP", NULL, "DAC MIXL"},
1192 {"Audio DSP", NULL, "DAC MIXR"},
1193
1194 {"DAC L2 Mux", "IF1", "IF1 DAC2 L"},
1195 {"DAC L2 Mux", "IF2", "IF2 DAC L"},
1196 {"DAC L2 Volume", NULL, "DAC L2 Mux"},
1197
1198 {"DAC R2 Mux", "IF1", "IF1 DAC2 R"},
1199 {"DAC R2 Mux", "IF2", "IF2 DAC R"},
1200 {"DAC R2 Volume", NULL, "DAC R2 Mux"},
1201
1202 {"Stereo DAC MIXL", "DAC L1 Switch", "Audio DSP"},
1203 {"Stereo DAC MIXL", "DAC L2 Switch", "DAC L2 Volume"},
1204 {"Stereo DAC MIXL", "DAC R1 Switch", "DAC MIXR"},
1205 {"Stereo DAC MIXL", NULL, "Stero1 DAC Power"},
1206 {"Stereo DAC MIXL", NULL, "Stero2 DAC Power"},
1207 {"Stereo DAC MIXR", "DAC R1 Switch", "Audio DSP"},
1208 {"Stereo DAC MIXR", "DAC R2 Switch", "DAC R2 Volume"},
1209 {"Stereo DAC MIXR", "DAC L1 Switch", "DAC MIXL"},
1210 {"Stereo DAC MIXR", NULL, "Stero1 DAC Power"},
1211 {"Stereo DAC MIXR", NULL, "Stero2 DAC Power"},
1212
1213 {"PDM L Mux", "Stereo DAC MIX", "Stereo DAC MIXL"},
1214 {"PDM L Mux", "DD MIX", "DAC MIXL"},
1215 {"PDM R Mux", "Stereo DAC MIX", "Stereo DAC MIXR"},
1216 {"PDM R Mux", "DD MIX", "DAC MIXR"},
1217
1218 {"DAC L1", NULL, "Stereo DAC MIXL"},
1219 {"DAC L1", NULL, "DAC L1 Power"},
1220 {"DAC R1", NULL, "Stereo DAC MIXR"},
1221 {"DAC R1", NULL, "DAC R1 Power"},
1222
1223 {"DD MIXL", "DAC L1 Switch", "DAC MIXL"},
1224 {"DD MIXL", "DAC L2 Switch", "DAC L2 Volume"},
1225 {"DD MIXL", "DAC R2 Switch", "DAC R2 Volume"},
1226 {"DD MIXL", NULL, "Stero2 DAC Power"},
1227
1228 {"DD MIXR", "DAC R1 Switch", "DAC MIXR"},
1229 {"DD MIXR", "DAC R2 Switch", "DAC R2 Volume"},
1230 {"DD MIXR", "DAC L2 Switch", "DAC L2 Volume"},
1231 {"DD MIXR", NULL, "Stero2 DAC Power"},
1232
1233 {"OUT MIXL", "BST1 Switch", "BST1"},
1234 {"OUT MIXL", "BST2 Switch", "BST2"},
1235 {"OUT MIXL", "INL1 Switch", "INL1 VOL"},
1236 {"OUT MIXL", "REC MIXL Switch", "RECMIXL"},
1237 {"OUT MIXL", "DAC L1 Switch", "DAC L1"},
1238
1239 {"OUT MIXR", "BST2 Switch", "BST2"},
1240 {"OUT MIXR", "BST1 Switch", "BST1"},
1241 {"OUT MIXR", "INR1 Switch", "INR1 VOL"},
1242 {"OUT MIXR", "REC MIXR Switch", "RECMIXR"},
1243 {"OUT MIXR", "DAC R1 Switch", "DAC R1"},
1244
1245 {"HPOVOL L", "Switch", "OUT MIXL"},
1246 {"HPOVOL R", "Switch", "OUT MIXR"},
1247 {"OUTVOL L", "Switch", "OUT MIXL"},
1248 {"OUTVOL R", "Switch", "OUT MIXR"},
1249
1250 {"HPOL MIX", "HPO MIX DAC1 Switch", "DAC L1"},
1251 {"HPOL MIX", "HPO MIX HPVOL Switch", "HPOVOL L"},
1252 {"HPOL MIX", NULL, "HP L Amp"},
1253 {"HPOR MIX", "HPO MIX DAC1 Switch", "DAC R1"},
1254 {"HPOR MIX", "HPO MIX HPVOL Switch", "HPOVOL R"},
1255 {"HPOR MIX", NULL, "HP R Amp"},
1256
1257 {"LOUT MIX", "DAC L1 Switch", "DAC L1"},
1258 {"LOUT MIX", "DAC R1 Switch", "DAC R1"},
1259 {"LOUT MIX", "OUTVOL L Switch", "OUTVOL L"},
1260 {"LOUT MIX", "OUTVOL R Switch", "OUTVOL R"},
1261
1262 {"HP Amp", NULL, "HPOL MIX"},
1263 {"HP Amp", NULL, "HPOR MIX"},
1264 {"HP Amp", NULL, "Amp Power"},
1265 {"HPO L Playback", "Switch", "HP Amp"},
1266 {"HPO R Playback", "Switch", "HP Amp"},
1267 {"HPOL", NULL, "HPO L Playback"},
1268 {"HPOR", NULL, "HPO R Playback"},
1269
1270 {"LOUT L Playback", "Switch", "LOUT MIX"},
1271 {"LOUT R Playback", "Switch", "LOUT MIX"},
1272 {"LOUTL", NULL, "LOUT L Playback"},
1273 {"LOUTL", NULL, "Amp Power"},
1274 {"LOUTR", NULL, "LOUT R Playback"},
1275 {"LOUTR", NULL, "Amp Power"},
1276
1277 {"PDML", NULL, "PDM L Mux"},
1278 {"PDMR", NULL, "PDM R Mux"},
1279};
1280
1281static int rt5651_hw_params(struct snd_pcm_substream *substream,
1282 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
1283{
1284 struct snd_soc_component *component = dai->component;
1285 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1286 unsigned int val_len = 0, val_clk, mask_clk;
1287 int pre_div, bclk_ms, frame_size;
1288
1289 rt5651->lrck[dai->id] = params_rate(params);
1290 pre_div = rl6231_get_clk_info(rt5651->sysclk, rt5651->lrck[dai->id]);
1291
1292 if (pre_div < 0) {
1293 dev_err(component->dev, "Unsupported clock setting\n");
1294 return -EINVAL;
1295 }
1296 frame_size = snd_soc_params_to_frame_size(params);
1297 if (frame_size < 0) {
1298 dev_err(component->dev, "Unsupported frame size: %d\n", frame_size);
1299 return -EINVAL;
1300 }
1301 bclk_ms = frame_size > 32 ? 1 : 0;
1302 rt5651->bclk[dai->id] = rt5651->lrck[dai->id] * (32 << bclk_ms);
1303
1304 dev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",
1305 rt5651->bclk[dai->id], rt5651->lrck[dai->id]);
1306 dev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",
1307 bclk_ms, pre_div, dai->id);
1308
1309 switch (params_width(params)) {
1310 case 16:
1311 break;
1312 case 20:
1313 val_len |= RT5651_I2S_DL_20;
1314 break;
1315 case 24:
1316 val_len |= RT5651_I2S_DL_24;
1317 break;
1318 case 8:
1319 val_len |= RT5651_I2S_DL_8;
1320 break;
1321 default:
1322 return -EINVAL;
1323 }
1324
1325 switch (dai->id) {
1326 case RT5651_AIF1:
1327 mask_clk = RT5651_I2S_PD1_MASK;
1328 val_clk = pre_div << RT5651_I2S_PD1_SFT;
1329 snd_soc_component_update_bits(component, RT5651_I2S1_SDP,
1330 RT5651_I2S_DL_MASK, val_len);
1331 snd_soc_component_update_bits(component, RT5651_ADDA_CLK1, mask_clk, val_clk);
1332 break;
1333 case RT5651_AIF2:
1334 mask_clk = RT5651_I2S_BCLK_MS2_MASK | RT5651_I2S_PD2_MASK;
1335 val_clk = pre_div << RT5651_I2S_PD2_SFT;
1336 snd_soc_component_update_bits(component, RT5651_I2S2_SDP,
1337 RT5651_I2S_DL_MASK, val_len);
1338 snd_soc_component_update_bits(component, RT5651_ADDA_CLK1, mask_clk, val_clk);
1339 break;
1340 default:
1341 dev_err(component->dev, "Wrong dai->id: %d\n", dai->id);
1342 return -EINVAL;
1343 }
1344
1345 return 0;
1346}
1347
1348static int rt5651_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1349{
1350 struct snd_soc_component *component = dai->component;
1351 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1352 unsigned int reg_val = 0;
1353
1354 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1355 case SND_SOC_DAIFMT_CBM_CFM:
1356 rt5651->master[dai->id] = 1;
1357 break;
1358 case SND_SOC_DAIFMT_CBS_CFS:
1359 reg_val |= RT5651_I2S_MS_S;
1360 rt5651->master[dai->id] = 0;
1361 break;
1362 default:
1363 return -EINVAL;
1364 }
1365
1366 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1367 case SND_SOC_DAIFMT_NB_NF:
1368 break;
1369 case SND_SOC_DAIFMT_IB_NF:
1370 reg_val |= RT5651_I2S_BP_INV;
1371 break;
1372 default:
1373 return -EINVAL;
1374 }
1375
1376 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1377 case SND_SOC_DAIFMT_I2S:
1378 break;
1379 case SND_SOC_DAIFMT_LEFT_J:
1380 reg_val |= RT5651_I2S_DF_LEFT;
1381 break;
1382 case SND_SOC_DAIFMT_DSP_A:
1383 reg_val |= RT5651_I2S_DF_PCM_A;
1384 break;
1385 case SND_SOC_DAIFMT_DSP_B:
1386 reg_val |= RT5651_I2S_DF_PCM_B;
1387 break;
1388 default:
1389 return -EINVAL;
1390 }
1391
1392 switch (dai->id) {
1393 case RT5651_AIF1:
1394 snd_soc_component_update_bits(component, RT5651_I2S1_SDP,
1395 RT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |
1396 RT5651_I2S_DF_MASK, reg_val);
1397 break;
1398 case RT5651_AIF2:
1399 snd_soc_component_update_bits(component, RT5651_I2S2_SDP,
1400 RT5651_I2S_MS_MASK | RT5651_I2S_BP_MASK |
1401 RT5651_I2S_DF_MASK, reg_val);
1402 break;
1403 default:
1404 dev_err(component->dev, "Wrong dai->id: %d\n", dai->id);
1405 return -EINVAL;
1406 }
1407 return 0;
1408}
1409
1410static int rt5651_set_dai_sysclk(struct snd_soc_dai *dai,
1411 int clk_id, unsigned int freq, int dir)
1412{
1413 struct snd_soc_component *component = dai->component;
1414 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1415 unsigned int reg_val = 0;
1416 unsigned int pll_bit = 0;
1417
1418 if (freq == rt5651->sysclk && clk_id == rt5651->sysclk_src)
1419 return 0;
1420
1421 switch (clk_id) {
1422 case RT5651_SCLK_S_MCLK:
1423 reg_val |= RT5651_SCLK_SRC_MCLK;
1424 break;
1425 case RT5651_SCLK_S_PLL1:
1426 reg_val |= RT5651_SCLK_SRC_PLL1;
1427 pll_bit |= RT5651_PWR_PLL;
1428 break;
1429 case RT5651_SCLK_S_RCCLK:
1430 reg_val |= RT5651_SCLK_SRC_RCCLK;
1431 break;
1432 default:
1433 dev_err(component->dev, "Invalid clock id (%d)\n", clk_id);
1434 return -EINVAL;
1435 }
1436 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
1437 RT5651_PWR_PLL, pll_bit);
1438 snd_soc_component_update_bits(component, RT5651_GLB_CLK,
1439 RT5651_SCLK_SRC_MASK, reg_val);
1440 rt5651->sysclk = freq;
1441 rt5651->sysclk_src = clk_id;
1442
1443 dev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);
1444
1445 return 0;
1446}
1447
1448static int rt5651_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,
1449 unsigned int freq_in, unsigned int freq_out)
1450{
1451 struct snd_soc_component *component = dai->component;
1452 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1453 struct rl6231_pll_code pll_code;
1454 int ret;
1455
1456 if (source == rt5651->pll_src && freq_in == rt5651->pll_in &&
1457 freq_out == rt5651->pll_out)
1458 return 0;
1459
1460 if (!freq_in || !freq_out) {
1461 dev_dbg(component->dev, "PLL disabled\n");
1462
1463 rt5651->pll_in = 0;
1464 rt5651->pll_out = 0;
1465 snd_soc_component_update_bits(component, RT5651_GLB_CLK,
1466 RT5651_SCLK_SRC_MASK, RT5651_SCLK_SRC_MCLK);
1467 return 0;
1468 }
1469
1470 switch (source) {
1471 case RT5651_PLL1_S_MCLK:
1472 snd_soc_component_update_bits(component, RT5651_GLB_CLK,
1473 RT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_MCLK);
1474 break;
1475 case RT5651_PLL1_S_BCLK1:
1476 snd_soc_component_update_bits(component, RT5651_GLB_CLK,
1477 RT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK1);
1478 break;
1479 case RT5651_PLL1_S_BCLK2:
1480 snd_soc_component_update_bits(component, RT5651_GLB_CLK,
1481 RT5651_PLL1_SRC_MASK, RT5651_PLL1_SRC_BCLK2);
1482 break;
1483 default:
1484 dev_err(component->dev, "Unknown PLL source %d\n", source);
1485 return -EINVAL;
1486 }
1487
1488 ret = rl6231_pll_calc(freq_in, freq_out, &pll_code);
1489 if (ret < 0) {
1490 dev_err(component->dev, "Unsupport input clock %d\n", freq_in);
1491 return ret;
1492 }
1493
1494 dev_dbg(component->dev, "bypass=%d m=%d n=%d k=%d\n",
1495 pll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),
1496 pll_code.n_code, pll_code.k_code);
1497
1498 snd_soc_component_write(component, RT5651_PLL_CTRL1,
1499 pll_code.n_code << RT5651_PLL_N_SFT | pll_code.k_code);
1500 snd_soc_component_write(component, RT5651_PLL_CTRL2,
1501 (pll_code.m_bp ? 0 : pll_code.m_code) << RT5651_PLL_M_SFT |
1502 pll_code.m_bp << RT5651_PLL_M_BP_SFT);
1503
1504 rt5651->pll_in = freq_in;
1505 rt5651->pll_out = freq_out;
1506 rt5651->pll_src = source;
1507
1508 return 0;
1509}
1510
1511static int rt5651_set_bias_level(struct snd_soc_component *component,
1512 enum snd_soc_bias_level level)
1513{
1514 switch (level) {
1515 case SND_SOC_BIAS_PREPARE:
1516 if (SND_SOC_BIAS_STANDBY == snd_soc_component_get_bias_level(component)) {
1517 if (snd_soc_component_read(component, RT5651_PLL_MODE_1) & 0x9200)
1518 snd_soc_component_update_bits(component, RT5651_D_MISC,
1519 0xc00, 0xc00);
1520 }
1521 break;
1522 case SND_SOC_BIAS_STANDBY:
1523 if (SND_SOC_BIAS_OFF == snd_soc_component_get_bias_level(component)) {
1524 snd_soc_component_update_bits(component, RT5651_PWR_ANLG1,
1525 RT5651_PWR_VREF1 | RT5651_PWR_MB |
1526 RT5651_PWR_BG | RT5651_PWR_VREF2,
1527 RT5651_PWR_VREF1 | RT5651_PWR_MB |
1528 RT5651_PWR_BG | RT5651_PWR_VREF2);
1529 usleep_range(10000, 15000);
1530 snd_soc_component_update_bits(component, RT5651_PWR_ANLG1,
1531 RT5651_PWR_FV1 | RT5651_PWR_FV2,
1532 RT5651_PWR_FV1 | RT5651_PWR_FV2);
1533 snd_soc_component_update_bits(component, RT5651_D_MISC, 0x1, 0x1);
1534 }
1535 break;
1536
1537 case SND_SOC_BIAS_OFF:
1538 snd_soc_component_write(component, RT5651_D_MISC, 0x0010);
1539 snd_soc_component_write(component, RT5651_PWR_DIG1, 0x0000);
1540 snd_soc_component_write(component, RT5651_PWR_DIG2, 0x0000);
1541 snd_soc_component_write(component, RT5651_PWR_VOL, 0x0000);
1542 snd_soc_component_write(component, RT5651_PWR_MIXER, 0x0000);
1543
1544 snd_soc_component_update_bits(component, RT5651_PWR_ANLG1,
1545 ~RT5651_PWR_LDO_DVO_MASK, 0);
1546
1547 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
1548 ~(RT5651_PWR_PLL | RT5651_PWR_JD_M), 0);
1549 break;
1550
1551 default:
1552 break;
1553 }
1554
1555 return 0;
1556}
1557
1558static void rt5651_enable_micbias1_for_ovcd(struct snd_soc_component *component)
1559{
1560 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
1561
1562 snd_soc_dapm_mutex_lock(dapm);
1563 snd_soc_dapm_force_enable_pin_unlocked(dapm, "LDO");
1564 snd_soc_dapm_force_enable_pin_unlocked(dapm, "micbias1");
1565
1566 snd_soc_dapm_force_enable_pin_unlocked(dapm, "Platform Clock");
1567 snd_soc_dapm_sync_unlocked(dapm);
1568 snd_soc_dapm_mutex_unlock(dapm);
1569}
1570
1571static void rt5651_disable_micbias1_for_ovcd(struct snd_soc_component *component)
1572{
1573 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
1574
1575 snd_soc_dapm_mutex_lock(dapm);
1576 snd_soc_dapm_disable_pin_unlocked(dapm, "Platform Clock");
1577 snd_soc_dapm_disable_pin_unlocked(dapm, "micbias1");
1578 snd_soc_dapm_disable_pin_unlocked(dapm, "LDO");
1579 snd_soc_dapm_sync_unlocked(dapm);
1580 snd_soc_dapm_mutex_unlock(dapm);
1581}
1582
1583static void rt5651_enable_micbias1_ovcd_irq(struct snd_soc_component *component)
1584{
1585 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1586
1587 snd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,
1588 RT5651_IRQ_MB1_OC_MASK, RT5651_IRQ_MB1_OC_NOR);
1589 rt5651->ovcd_irq_enabled = true;
1590}
1591
1592static void rt5651_disable_micbias1_ovcd_irq(struct snd_soc_component *component)
1593{
1594 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1595
1596 snd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,
1597 RT5651_IRQ_MB1_OC_MASK, RT5651_IRQ_MB1_OC_BP);
1598 rt5651->ovcd_irq_enabled = false;
1599}
1600
1601static void rt5651_clear_micbias1_ovcd(struct snd_soc_component *component)
1602{
1603 snd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,
1604 RT5651_MB1_OC_CLR, 0);
1605}
1606
1607static bool rt5651_micbias1_ovcd(struct snd_soc_component *component)
1608{
1609 int val;
1610
1611 val = snd_soc_component_read(component, RT5651_IRQ_CTRL2);
1612 dev_dbg(component->dev, "irq ctrl2 %#04x\n", val);
1613
1614 return (val & RT5651_MB1_OC_CLR);
1615}
1616
1617static bool rt5651_jack_inserted(struct snd_soc_component *component)
1618{
1619 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1620 int val;
1621
1622 if (rt5651->gpiod_hp_det) {
1623 val = gpiod_get_value_cansleep(rt5651->gpiod_hp_det);
1624 dev_dbg(component->dev, "jack-detect gpio %d\n", val);
1625 return val;
1626 }
1627
1628 val = snd_soc_component_read(component, RT5651_INT_IRQ_ST);
1629 dev_dbg(component->dev, "irq status %#04x\n", val);
1630
1631 switch (rt5651->jd_src) {
1632 case RT5651_JD1_1:
1633 val &= 0x1000;
1634 break;
1635 case RT5651_JD1_2:
1636 val &= 0x2000;
1637 break;
1638 case RT5651_JD2:
1639 val &= 0x4000;
1640 break;
1641 default:
1642 break;
1643 }
1644
1645 if (rt5651->jd_active_high)
1646 return val != 0;
1647 else
1648 return val == 0;
1649}
1650
1651
1652#define JACK_SETTLE_TIME 100
1653#define JACK_DETECT_COUNT 5
1654#define JACK_DETECT_MAXCOUNT 20
1655#define JACK_UNPLUG_TIME 80
1656#define BP_POLL_TIME 10
1657#define BP_POLL_MAXCOUNT 200
1658#define BP_THRESHOLD 3
1659
1660static void rt5651_start_button_press_work(struct snd_soc_component *component)
1661{
1662 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1663
1664 rt5651->poll_count = 0;
1665 rt5651->press_count = 0;
1666 rt5651->release_count = 0;
1667 rt5651->pressed = false;
1668 rt5651->press_reported = false;
1669 rt5651_clear_micbias1_ovcd(component);
1670 schedule_delayed_work(&rt5651->bp_work, msecs_to_jiffies(BP_POLL_TIME));
1671}
1672
1673static void rt5651_button_press_work(struct work_struct *work)
1674{
1675 struct rt5651_priv *rt5651 =
1676 container_of(work, struct rt5651_priv, bp_work.work);
1677 struct snd_soc_component *component = rt5651->component;
1678
1679
1680 if (!rt5651_jack_inserted(component))
1681 return;
1682
1683 if (rt5651_micbias1_ovcd(component)) {
1684 rt5651->release_count = 0;
1685 rt5651->press_count++;
1686
1687 if (rt5651->press_count >= BP_THRESHOLD)
1688 rt5651->pressed = true;
1689 rt5651_clear_micbias1_ovcd(component);
1690 } else {
1691 rt5651->press_count = 0;
1692 rt5651->release_count++;
1693 }
1694
1695
1696
1697
1698
1699 rt5651->poll_count++;
1700 if (rt5651->poll_count < (JACK_UNPLUG_TIME / BP_POLL_TIME)) {
1701 schedule_delayed_work(&rt5651->bp_work,
1702 msecs_to_jiffies(BP_POLL_TIME));
1703 return;
1704 }
1705
1706 if (rt5651->pressed && !rt5651->press_reported) {
1707 dev_dbg(component->dev, "headset button press\n");
1708 snd_soc_jack_report(rt5651->hp_jack, SND_JACK_BTN_0,
1709 SND_JACK_BTN_0);
1710 rt5651->press_reported = true;
1711 }
1712
1713 if (rt5651->release_count >= BP_THRESHOLD) {
1714 if (rt5651->press_reported) {
1715 dev_dbg(component->dev, "headset button release\n");
1716 snd_soc_jack_report(rt5651->hp_jack, 0, SND_JACK_BTN_0);
1717 }
1718
1719 rt5651_enable_micbias1_ovcd_irq(component);
1720 return;
1721 }
1722
1723 schedule_delayed_work(&rt5651->bp_work, msecs_to_jiffies(BP_POLL_TIME));
1724}
1725
1726static int rt5651_detect_headset(struct snd_soc_component *component)
1727{
1728 int i, headset_count = 0, headphone_count = 0;
1729
1730
1731
1732
1733
1734
1735
1736
1737 for (i = 0; i < JACK_DETECT_MAXCOUNT; i++) {
1738
1739 rt5651_clear_micbias1_ovcd(component);
1740
1741 msleep(JACK_SETTLE_TIME);
1742
1743
1744 if (!rt5651_jack_inserted(component))
1745 return 0;
1746
1747 if (rt5651_micbias1_ovcd(component)) {
1748
1749
1750
1751
1752
1753 dev_dbg(component->dev, "mic-gnd shorted\n");
1754 headset_count = 0;
1755 headphone_count++;
1756 if (headphone_count == JACK_DETECT_COUNT)
1757 return SND_JACK_HEADPHONE;
1758 } else {
1759 dev_dbg(component->dev, "mic-gnd open\n");
1760 headphone_count = 0;
1761 headset_count++;
1762 if (headset_count == JACK_DETECT_COUNT)
1763 return SND_JACK_HEADSET;
1764 }
1765 }
1766
1767 dev_err(component->dev, "Error detecting headset vs headphones, bad contact?, assuming headphones\n");
1768 return SND_JACK_HEADPHONE;
1769}
1770
1771static bool rt5651_support_button_press(struct rt5651_priv *rt5651)
1772{
1773 if (!rt5651->hp_jack)
1774 return false;
1775
1776
1777 return (rt5651->hp_jack->status & SND_JACK_MICROPHONE) &&
1778 rt5651->gpiod_hp_det == NULL;
1779}
1780
1781static void rt5651_jack_detect_work(struct work_struct *work)
1782{
1783 struct rt5651_priv *rt5651 =
1784 container_of(work, struct rt5651_priv, jack_detect_work);
1785 struct snd_soc_component *component = rt5651->component;
1786 int report = 0;
1787
1788 if (!rt5651_jack_inserted(component)) {
1789
1790 if (rt5651->hp_jack->status & SND_JACK_HEADPHONE) {
1791 if (rt5651->hp_jack->status & SND_JACK_MICROPHONE) {
1792 cancel_delayed_work_sync(&rt5651->bp_work);
1793 rt5651_disable_micbias1_ovcd_irq(component);
1794 rt5651_disable_micbias1_for_ovcd(component);
1795 }
1796 snd_soc_jack_report(rt5651->hp_jack, 0,
1797 SND_JACK_HEADSET | SND_JACK_BTN_0);
1798 dev_dbg(component->dev, "jack unplugged\n");
1799 }
1800 } else if (!(rt5651->hp_jack->status & SND_JACK_HEADPHONE)) {
1801
1802 WARN_ON(rt5651->ovcd_irq_enabled);
1803 rt5651_enable_micbias1_for_ovcd(component);
1804 report = rt5651_detect_headset(component);
1805 dev_dbg(component->dev, "detect report %#02x\n", report);
1806 snd_soc_jack_report(rt5651->hp_jack, report, SND_JACK_HEADSET);
1807 if (rt5651_support_button_press(rt5651)) {
1808
1809 rt5651_enable_micbias1_ovcd_irq(component);
1810 } else {
1811
1812 rt5651_disable_micbias1_for_ovcd(component);
1813 }
1814 } else if (rt5651->ovcd_irq_enabled && rt5651_micbias1_ovcd(component)) {
1815 dev_dbg(component->dev, "OVCD IRQ\n");
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826 rt5651_disable_micbias1_ovcd_irq(component);
1827 rt5651_start_button_press_work(component);
1828
1829
1830
1831
1832
1833
1834
1835 queue_work(system_long_wq, &rt5651->jack_detect_work);
1836 }
1837}
1838
1839static irqreturn_t rt5651_irq(int irq, void *data)
1840{
1841 struct rt5651_priv *rt5651 = data;
1842
1843 queue_work(system_power_efficient_wq, &rt5651->jack_detect_work);
1844
1845 return IRQ_HANDLED;
1846}
1847
1848static void rt5651_cancel_work(void *data)
1849{
1850 struct rt5651_priv *rt5651 = data;
1851
1852 cancel_work_sync(&rt5651->jack_detect_work);
1853 cancel_delayed_work_sync(&rt5651->bp_work);
1854}
1855
1856static void rt5651_enable_jack_detect(struct snd_soc_component *component,
1857 struct snd_soc_jack *hp_jack,
1858 struct gpio_desc *gpiod_hp_det)
1859{
1860 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1861 bool using_internal_jack_detect = true;
1862
1863
1864 switch (rt5651->jd_src) {
1865 case RT5651_JD_NULL:
1866 rt5651->gpiod_hp_det = gpiod_hp_det;
1867 if (!rt5651->gpiod_hp_det)
1868 return;
1869 using_internal_jack_detect = false;
1870 break;
1871 case RT5651_JD1_1:
1872 snd_soc_component_update_bits(component, RT5651_JD_CTRL2,
1873 RT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD1_1);
1874
1875 if (rt5651->jd_active_high)
1876 snd_soc_component_update_bits(component,
1877 RT5651_IRQ_CTRL1,
1878 RT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV,
1879 RT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV);
1880 else
1881 snd_soc_component_update_bits(component,
1882 RT5651_IRQ_CTRL1,
1883 RT5651_JD1_1_IRQ_EN | RT5651_JD1_1_INV,
1884 RT5651_JD1_1_IRQ_EN);
1885 break;
1886 case RT5651_JD1_2:
1887 snd_soc_component_update_bits(component, RT5651_JD_CTRL2,
1888 RT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD1_2);
1889
1890 if (rt5651->jd_active_high)
1891 snd_soc_component_update_bits(component,
1892 RT5651_IRQ_CTRL1,
1893 RT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV,
1894 RT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV);
1895 else
1896 snd_soc_component_update_bits(component,
1897 RT5651_IRQ_CTRL1,
1898 RT5651_JD1_2_IRQ_EN | RT5651_JD1_2_INV,
1899 RT5651_JD1_2_IRQ_EN);
1900 break;
1901 case RT5651_JD2:
1902 snd_soc_component_update_bits(component, RT5651_JD_CTRL2,
1903 RT5651_JD_TRG_SEL_MASK, RT5651_JD_TRG_SEL_JD2);
1904
1905 if (rt5651->jd_active_high)
1906 snd_soc_component_update_bits(component,
1907 RT5651_IRQ_CTRL1,
1908 RT5651_JD2_IRQ_EN | RT5651_JD2_INV,
1909 RT5651_JD2_IRQ_EN | RT5651_JD2_INV);
1910 else
1911 snd_soc_component_update_bits(component,
1912 RT5651_IRQ_CTRL1,
1913 RT5651_JD2_IRQ_EN | RT5651_JD2_INV,
1914 RT5651_JD2_IRQ_EN);
1915 break;
1916 default:
1917 dev_err(component->dev, "Currently only JD1_1 / JD1_2 / JD2 are supported\n");
1918 return;
1919 }
1920
1921 if (using_internal_jack_detect) {
1922
1923 snd_soc_component_update_bits(component, RT5651_GPIO_CTRL1,
1924 RT5651_GP1_PIN_MASK, RT5651_GP1_PIN_IRQ);
1925
1926
1927 snd_soc_component_update_bits(component, RT5651_PWR_ANLG2,
1928 RT5651_PWR_JD_M, RT5651_PWR_JD_M);
1929 }
1930
1931
1932 snd_soc_component_write(component, RT5651_PR_BASE + RT5651_BIAS_CUR4,
1933 0xa800 | rt5651->ovcd_sf);
1934
1935 snd_soc_component_update_bits(component, RT5651_MICBIAS,
1936 RT5651_MIC1_OVCD_MASK |
1937 RT5651_MIC1_OVTH_MASK |
1938 RT5651_PWR_CLK12M_MASK |
1939 RT5651_PWR_MB_MASK,
1940 RT5651_MIC1_OVCD_EN |
1941 rt5651->ovcd_th |
1942 RT5651_PWR_MB_PU |
1943 RT5651_PWR_CLK12M_PU);
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954 snd_soc_component_update_bits(component, RT5651_IRQ_CTRL2,
1955 RT5651_MB1_OC_STKY_MASK, RT5651_MB1_OC_STKY_EN);
1956
1957 rt5651->hp_jack = hp_jack;
1958 if (rt5651_support_button_press(rt5651)) {
1959 rt5651_enable_micbias1_for_ovcd(component);
1960 rt5651_enable_micbias1_ovcd_irq(component);
1961 }
1962
1963 enable_irq(rt5651->irq);
1964
1965 queue_work(system_power_efficient_wq, &rt5651->jack_detect_work);
1966}
1967
1968static void rt5651_disable_jack_detect(struct snd_soc_component *component)
1969{
1970 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
1971
1972 disable_irq(rt5651->irq);
1973 rt5651_cancel_work(rt5651);
1974
1975 if (rt5651_support_button_press(rt5651)) {
1976 rt5651_disable_micbias1_ovcd_irq(component);
1977 rt5651_disable_micbias1_for_ovcd(component);
1978 snd_soc_jack_report(rt5651->hp_jack, 0, SND_JACK_BTN_0);
1979 }
1980
1981 rt5651->hp_jack = NULL;
1982}
1983
1984static int rt5651_set_jack(struct snd_soc_component *component,
1985 struct snd_soc_jack *jack, void *data)
1986{
1987 if (jack)
1988 rt5651_enable_jack_detect(component, jack, data);
1989 else
1990 rt5651_disable_jack_detect(component);
1991
1992 return 0;
1993}
1994
1995
1996
1997
1998
1999
2000
2001
2002static void rt5651_apply_properties(struct snd_soc_component *component)
2003{
2004 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
2005 u32 val;
2006
2007 if (device_property_read_bool(component->dev, "realtek,in2-differential"))
2008 snd_soc_component_update_bits(component, RT5651_IN1_IN2,
2009 RT5651_IN_DF2, RT5651_IN_DF2);
2010
2011 if (device_property_read_bool(component->dev, "realtek,dmic-en"))
2012 snd_soc_component_update_bits(component, RT5651_GPIO_CTRL1,
2013 RT5651_GP2_PIN_MASK, RT5651_GP2_PIN_DMIC1_SCL);
2014
2015 if (device_property_read_u32(component->dev,
2016 "realtek,jack-detect-source", &val) == 0)
2017 rt5651->jd_src = val;
2018
2019 if (device_property_read_bool(component->dev, "realtek,jack-detect-not-inverted"))
2020 rt5651->jd_active_high = true;
2021
2022
2023
2024
2025
2026
2027 rt5651->ovcd_th = RT5651_MIC1_OVTH_2000UA;
2028 rt5651->ovcd_sf = RT5651_MIC_OVCD_SF_0P75;
2029
2030 if (device_property_read_u32(component->dev,
2031 "realtek,over-current-threshold-microamp", &val) == 0) {
2032 switch (val) {
2033 case 600:
2034 rt5651->ovcd_th = RT5651_MIC1_OVTH_600UA;
2035 break;
2036 case 1500:
2037 rt5651->ovcd_th = RT5651_MIC1_OVTH_1500UA;
2038 break;
2039 case 2000:
2040 rt5651->ovcd_th = RT5651_MIC1_OVTH_2000UA;
2041 break;
2042 default:
2043 dev_warn(component->dev, "Warning: Invalid over-current-threshold-microamp value: %d, defaulting to 2000uA\n",
2044 val);
2045 }
2046 }
2047
2048 if (device_property_read_u32(component->dev,
2049 "realtek,over-current-scale-factor", &val) == 0) {
2050 if (val <= RT5651_OVCD_SF_1P5)
2051 rt5651->ovcd_sf = val << RT5651_MIC_OVCD_SF_SFT;
2052 else
2053 dev_warn(component->dev, "Warning: Invalid over-current-scale-factor value: %d, defaulting to 0.75\n",
2054 val);
2055 }
2056}
2057
2058static int rt5651_probe(struct snd_soc_component *component)
2059{
2060 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
2061
2062 rt5651->component = component;
2063
2064 snd_soc_component_update_bits(component, RT5651_PWR_ANLG1,
2065 RT5651_PWR_LDO_DVO_MASK, RT5651_PWR_LDO_DVO_1_2V);
2066
2067 snd_soc_component_force_bias_level(component, SND_SOC_BIAS_OFF);
2068
2069 rt5651_apply_properties(component);
2070
2071 return 0;
2072}
2073
2074#ifdef CONFIG_PM
2075static int rt5651_suspend(struct snd_soc_component *component)
2076{
2077 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
2078
2079 regcache_cache_only(rt5651->regmap, true);
2080 regcache_mark_dirty(rt5651->regmap);
2081 return 0;
2082}
2083
2084static int rt5651_resume(struct snd_soc_component *component)
2085{
2086 struct rt5651_priv *rt5651 = snd_soc_component_get_drvdata(component);
2087
2088 regcache_cache_only(rt5651->regmap, false);
2089 snd_soc_component_cache_sync(component);
2090
2091 return 0;
2092}
2093#else
2094#define rt5651_suspend NULL
2095#define rt5651_resume NULL
2096#endif
2097
2098#define RT5651_STEREO_RATES SNDRV_PCM_RATE_8000_96000
2099#define RT5651_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
2100 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)
2101
2102static const struct snd_soc_dai_ops rt5651_aif_dai_ops = {
2103 .hw_params = rt5651_hw_params,
2104 .set_fmt = rt5651_set_dai_fmt,
2105 .set_sysclk = rt5651_set_dai_sysclk,
2106 .set_pll = rt5651_set_dai_pll,
2107};
2108
2109static struct snd_soc_dai_driver rt5651_dai[] = {
2110 {
2111 .name = "rt5651-aif1",
2112 .id = RT5651_AIF1,
2113 .playback = {
2114 .stream_name = "AIF1 Playback",
2115 .channels_min = 1,
2116 .channels_max = 2,
2117 .rates = RT5651_STEREO_RATES,
2118 .formats = RT5651_FORMATS,
2119 },
2120 .capture = {
2121 .stream_name = "AIF1 Capture",
2122 .channels_min = 1,
2123 .channels_max = 2,
2124 .rates = RT5651_STEREO_RATES,
2125 .formats = RT5651_FORMATS,
2126 },
2127 .ops = &rt5651_aif_dai_ops,
2128 },
2129 {
2130 .name = "rt5651-aif2",
2131 .id = RT5651_AIF2,
2132 .playback = {
2133 .stream_name = "AIF2 Playback",
2134 .channels_min = 1,
2135 .channels_max = 2,
2136 .rates = RT5651_STEREO_RATES,
2137 .formats = RT5651_FORMATS,
2138 },
2139 .capture = {
2140 .stream_name = "AIF2 Capture",
2141 .channels_min = 1,
2142 .channels_max = 2,
2143 .rates = RT5651_STEREO_RATES,
2144 .formats = RT5651_FORMATS,
2145 },
2146 .ops = &rt5651_aif_dai_ops,
2147 },
2148};
2149
2150static const struct snd_soc_component_driver soc_component_dev_rt5651 = {
2151 .probe = rt5651_probe,
2152 .suspend = rt5651_suspend,
2153 .resume = rt5651_resume,
2154 .set_bias_level = rt5651_set_bias_level,
2155 .set_jack = rt5651_set_jack,
2156 .controls = rt5651_snd_controls,
2157 .num_controls = ARRAY_SIZE(rt5651_snd_controls),
2158 .dapm_widgets = rt5651_dapm_widgets,
2159 .num_dapm_widgets = ARRAY_SIZE(rt5651_dapm_widgets),
2160 .dapm_routes = rt5651_dapm_routes,
2161 .num_dapm_routes = ARRAY_SIZE(rt5651_dapm_routes),
2162 .use_pmdown_time = 1,
2163 .endianness = 1,
2164 .non_legacy_dai_naming = 1,
2165};
2166
2167static const struct regmap_config rt5651_regmap = {
2168 .reg_bits = 8,
2169 .val_bits = 16,
2170
2171 .max_register = RT5651_DEVICE_ID + 1 + (ARRAY_SIZE(rt5651_ranges) *
2172 RT5651_PR_SPACING),
2173 .volatile_reg = rt5651_volatile_register,
2174 .readable_reg = rt5651_readable_register,
2175
2176 .cache_type = REGCACHE_RBTREE,
2177 .reg_defaults = rt5651_reg,
2178 .num_reg_defaults = ARRAY_SIZE(rt5651_reg),
2179 .ranges = rt5651_ranges,
2180 .num_ranges = ARRAY_SIZE(rt5651_ranges),
2181 .use_single_read = true,
2182 .use_single_write = true,
2183};
2184
2185#if defined(CONFIG_OF)
2186static const struct of_device_id rt5651_of_match[] = {
2187 { .compatible = "realtek,rt5651", },
2188 {},
2189};
2190MODULE_DEVICE_TABLE(of, rt5651_of_match);
2191#endif
2192
2193#ifdef CONFIG_ACPI
2194static const struct acpi_device_id rt5651_acpi_match[] = {
2195 { "10EC5651", 0 },
2196 { "10EC5640", 0 },
2197 { },
2198};
2199MODULE_DEVICE_TABLE(acpi, rt5651_acpi_match);
2200#endif
2201
2202static const struct i2c_device_id rt5651_i2c_id[] = {
2203 { "rt5651", 0 },
2204 { }
2205};
2206MODULE_DEVICE_TABLE(i2c, rt5651_i2c_id);
2207
2208
2209
2210
2211
2212static int rt5651_i2c_probe(struct i2c_client *i2c,
2213 const struct i2c_device_id *id)
2214{
2215 struct rt5651_priv *rt5651;
2216 int ret;
2217 int err;
2218
2219 rt5651 = devm_kzalloc(&i2c->dev, sizeof(*rt5651),
2220 GFP_KERNEL);
2221 if (NULL == rt5651)
2222 return -ENOMEM;
2223
2224 i2c_set_clientdata(i2c, rt5651);
2225
2226 rt5651->regmap = devm_regmap_init_i2c(i2c, &rt5651_regmap);
2227 if (IS_ERR(rt5651->regmap)) {
2228 ret = PTR_ERR(rt5651->regmap);
2229 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
2230 ret);
2231 return ret;
2232 }
2233
2234 err = regmap_read(rt5651->regmap, RT5651_DEVICE_ID, &ret);
2235 if (err)
2236 return err;
2237
2238 if (ret != RT5651_DEVICE_ID_VALUE) {
2239 dev_err(&i2c->dev,
2240 "Device with ID register %#x is not rt5651\n", ret);
2241 return -ENODEV;
2242 }
2243
2244 regmap_write(rt5651->regmap, RT5651_RESET, 0);
2245
2246 ret = regmap_register_patch(rt5651->regmap, init_list,
2247 ARRAY_SIZE(init_list));
2248 if (ret != 0)
2249 dev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);
2250
2251 rt5651->irq = i2c->irq;
2252 rt5651->hp_mute = true;
2253
2254 INIT_DELAYED_WORK(&rt5651->bp_work, rt5651_button_press_work);
2255 INIT_WORK(&rt5651->jack_detect_work, rt5651_jack_detect_work);
2256
2257
2258 ret = devm_add_action_or_reset(&i2c->dev, rt5651_cancel_work, rt5651);
2259 if (ret)
2260 return ret;
2261
2262 ret = devm_request_irq(&i2c->dev, rt5651->irq, rt5651_irq,
2263 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING
2264 | IRQF_ONESHOT, "rt5651", rt5651);
2265 if (ret == 0) {
2266
2267 disable_irq(rt5651->irq);
2268 } else {
2269 dev_warn(&i2c->dev, "Failed to reguest IRQ %d: %d\n",
2270 rt5651->irq, ret);
2271 rt5651->irq = -ENXIO;
2272 }
2273
2274 ret = devm_snd_soc_register_component(&i2c->dev,
2275 &soc_component_dev_rt5651,
2276 rt5651_dai, ARRAY_SIZE(rt5651_dai));
2277
2278 return ret;
2279}
2280
2281static struct i2c_driver rt5651_i2c_driver = {
2282 .driver = {
2283 .name = "rt5651",
2284 .acpi_match_table = ACPI_PTR(rt5651_acpi_match),
2285 .of_match_table = of_match_ptr(rt5651_of_match),
2286 },
2287 .probe = rt5651_i2c_probe,
2288 .id_table = rt5651_i2c_id,
2289};
2290module_i2c_driver(rt5651_i2c_driver);
2291
2292MODULE_DESCRIPTION("ASoC RT5651 driver");
2293MODULE_AUTHOR("Bard Liao <bardliao@realtek.com>");
2294MODULE_LICENSE("GPL v2");
2295
