1
2
3
4
5
6
7#include <linux/kernel.h>
8#include <linux/perf_event.h>
9#include <linux/string.h>
10#include <asm/reg.h>
11#include <asm/cputable.h>
12
13#include "internal.h"
14
15
16
17
18#define PM_PMC_SH 16
19#define PM_PMC_MSK 0xf
20#define PM_PMC_MSKS (PM_PMC_MSK << PM_PMC_SH)
21#define PM_UNIT_SH 12
22#define PM_UNIT_MSK 0xf
23#define PM_COMBINE_SH 11
24#define PM_COMBINE_MSK 1
25#define PM_COMBINE_MSKS 0x800
26#define PM_L2SEL_SH 8
27#define PM_L2SEL_MSK 7
28#define PM_PMCSEL_MSK 0xff
29
30
31
32
33#define MMCR1_TTM0SEL_SH 60
34#define MMCR1_TTM1SEL_SH 56
35#define MMCR1_TTM2SEL_SH 52
36#define MMCR1_TTM3SEL_SH 48
37#define MMCR1_TTMSEL_MSK 0xf
38#define MMCR1_L2SEL_SH 45
39#define MMCR1_L2SEL_MSK 7
40#define MMCR1_PMC1_COMBINE_SH 35
41#define MMCR1_PMC2_COMBINE_SH 34
42#define MMCR1_PMC3_COMBINE_SH 33
43#define MMCR1_PMC4_COMBINE_SH 32
44#define MMCR1_PMC1SEL_SH 24
45#define MMCR1_PMC2SEL_SH 16
46#define MMCR1_PMC3SEL_SH 8
47#define MMCR1_PMC4SEL_SH 0
48#define MMCR1_PMCSEL_SH(n) (MMCR1_PMC1SEL_SH - (n) * 8)
49#define MMCR1_PMCSEL_MSK 0xff
50
51
52
53
54#define EVENT(_name, _code) \
55 _name = _code,
56
57enum {
58#include "power7-events-list.h"
59};
60#undef EVENT
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83static int power7_get_constraint(u64 event, unsigned long *maskp,
84 unsigned long *valp)
85{
86 int pmc, sh, unit;
87 unsigned long mask = 0, value = 0;
88
89 pmc = (event >> PM_PMC_SH) & PM_PMC_MSK;
90 if (pmc) {
91 if (pmc > 6)
92 return -1;
93 sh = (pmc - 1) * 2;
94 mask |= 2 << sh;
95 value |= 1 << sh;
96 if (pmc >= 5 && !(event == 0x500fa || event == 0x600f4))
97 return -1;
98 }
99 if (pmc < 5) {
100
101 mask |= 0x8000;
102 value |= 0x1000;
103 }
104
105 unit = (event >> PM_UNIT_SH) & PM_UNIT_MSK;
106 if (unit == 6) {
107
108 int l2sel = (event >> PM_L2SEL_SH) & PM_L2SEL_MSK;
109 mask |= 0x7 << 16;
110 value |= l2sel << 16;
111 }
112
113 *maskp = mask;
114 *valp = value;
115 return 0;
116}
117
118#define MAX_ALT 2
119
120static const unsigned int event_alternatives[][MAX_ALT] = {
121 { 0x200f2, 0x300f2 },
122 { 0x200f4, 0x600f4 },
123 { 0x400fa, 0x500fa },
124};
125
126
127
128
129
130static int find_alternative(u64 event)
131{
132 int i, j;
133
134 for (i = 0; i < ARRAY_SIZE(event_alternatives); ++i) {
135 if (event < event_alternatives[i][0])
136 break;
137 for (j = 0; j < MAX_ALT && event_alternatives[i][j]; ++j)
138 if (event == event_alternatives[i][j])
139 return i;
140 }
141 return -1;
142}
143
144static s64 find_alternative_decode(u64 event)
145{
146 int pmc, psel;
147
148
149 pmc = (event >> PM_PMC_SH) & PM_PMC_MSK;
150 psel = event & PM_PMCSEL_MSK;
151 if ((pmc == 2 || pmc == 4) && (psel & ~7) == 0x40)
152 return event - (1 << PM_PMC_SH) + 8;
153 if ((pmc == 1 || pmc == 3) && (psel & ~7) == 0x48)
154 return event + (1 << PM_PMC_SH) - 8;
155 return -1;
156}
157
158static int power7_get_alternatives(u64 event, unsigned int flags, u64 alt[])
159{
160 int i, j, nalt = 1;
161 s64 ae;
162
163 alt[0] = event;
164 nalt = 1;
165 i = find_alternative(event);
166 if (i >= 0) {
167 for (j = 0; j < MAX_ALT; ++j) {
168 ae = event_alternatives[i][j];
169 if (ae && ae != event)
170 alt[nalt++] = ae;
171 }
172 } else {
173 ae = find_alternative_decode(event);
174 if (ae > 0)
175 alt[nalt++] = ae;
176 }
177
178 if (flags & PPMU_ONLY_COUNT_RUN) {
179
180
181
182
183
184
185
186 j = nalt;
187 for (i = 0; i < nalt; ++i) {
188 switch (alt[i]) {
189 case 0x1e:
190 alt[j++] = 0x600f4;
191 break;
192 case 0x600f4:
193 alt[j++] = 0x1e;
194 break;
195 case 0x2:
196 alt[j++] = 0x500fa;
197 break;
198 case 0x500fa:
199 alt[j++] = 0x2;
200 break;
201 }
202 }
203 nalt = j;
204 }
205
206 return nalt;
207}
208
209
210
211
212
213static int power7_marked_instr_event(u64 event)
214{
215 int pmc, psel;
216 int unit;
217
218 pmc = (event >> PM_PMC_SH) & PM_PMC_MSK;
219 unit = (event >> PM_UNIT_SH) & PM_UNIT_MSK;
220 psel = event & PM_PMCSEL_MSK & ~1;
221 if (pmc >= 5)
222 return 0;
223
224 switch (psel >> 4) {
225 case 2:
226 return pmc == 2 || pmc == 4;
227 case 3:
228 if (psel == 0x3c)
229 return pmc == 1;
230 if (psel == 0x3e)
231 return pmc != 2;
232 return 1;
233 case 4:
234 case 5:
235 return unit == 0xd;
236 case 6:
237 if (psel == 0x64)
238 return pmc >= 3;
239 break;
240 case 8:
241 return unit == 0xd;
242 }
243 return 0;
244}
245
246static int power7_compute_mmcr(u64 event[], int n_ev,
247 unsigned int hwc[], struct mmcr_regs *mmcr,
248 struct perf_event *pevents[])
249{
250 unsigned long mmcr1 = 0;
251 unsigned long mmcra = MMCRA_SDAR_DCACHE_MISS | MMCRA_SDAR_ERAT_MISS;
252 unsigned int pmc, unit, combine, l2sel, psel;
253 unsigned int pmc_inuse = 0;
254 int i;
255
256
257 for (i = 0; i < n_ev; ++i) {
258 pmc = (event[i] >> PM_PMC_SH) & PM_PMC_MSK;
259 if (pmc) {
260 if (pmc > 6)
261 return -1;
262 if (pmc_inuse & (1 << (pmc - 1)))
263 return -1;
264 pmc_inuse |= 1 << (pmc - 1);
265 }
266 }
267
268
269 for (i = 0; i < n_ev; ++i) {
270 pmc = (event[i] >> PM_PMC_SH) & PM_PMC_MSK;
271 unit = (event[i] >> PM_UNIT_SH) & PM_UNIT_MSK;
272 combine = (event[i] >> PM_COMBINE_SH) & PM_COMBINE_MSK;
273 l2sel = (event[i] >> PM_L2SEL_SH) & PM_L2SEL_MSK;
274 psel = event[i] & PM_PMCSEL_MSK;
275 if (!pmc) {
276
277 for (pmc = 0; pmc < 4; ++pmc) {
278 if (!(pmc_inuse & (1 << pmc)))
279 break;
280 }
281 if (pmc >= 4)
282 return -1;
283 pmc_inuse |= 1 << pmc;
284 } else {
285
286 --pmc;
287 }
288 if (pmc <= 3) {
289 mmcr1 |= (unsigned long) unit
290 << (MMCR1_TTM0SEL_SH - 4 * pmc);
291 mmcr1 |= (unsigned long) combine
292 << (MMCR1_PMC1_COMBINE_SH - pmc);
293 mmcr1 |= psel << MMCR1_PMCSEL_SH(pmc);
294 if (unit == 6)
295 mmcr1 |= (unsigned long) l2sel
296 << MMCR1_L2SEL_SH;
297 }
298 if (power7_marked_instr_event(event[i]))
299 mmcra |= MMCRA_SAMPLE_ENABLE;
300 hwc[i] = pmc;
301 }
302
303
304 mmcr->mmcr0 = 0;
305 if (pmc_inuse & 1)
306 mmcr->mmcr0 = MMCR0_PMC1CE;
307 if (pmc_inuse & 0x3e)
308 mmcr->mmcr0 |= MMCR0_PMCjCE;
309 mmcr->mmcr1 = mmcr1;
310 mmcr->mmcra = mmcra;
311 return 0;
312}
313
314static void power7_disable_pmc(unsigned int pmc, struct mmcr_regs *mmcr)
315{
316 if (pmc <= 3)
317 mmcr->mmcr1 &= ~(0xffUL << MMCR1_PMCSEL_SH(pmc));
318}
319
320static int power7_generic_events[] = {
321 [PERF_COUNT_HW_CPU_CYCLES] = PM_CYC,
322 [PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = PM_GCT_NOSLOT_CYC,
323 [PERF_COUNT_HW_STALLED_CYCLES_BACKEND] = PM_CMPLU_STALL,
324 [PERF_COUNT_HW_INSTRUCTIONS] = PM_INST_CMPL,
325 [PERF_COUNT_HW_CACHE_REFERENCES] = PM_LD_REF_L1,
326 [PERF_COUNT_HW_CACHE_MISSES] = PM_LD_MISS_L1,
327 [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = PM_BRU_FIN,
328 [PERF_COUNT_HW_BRANCH_MISSES] = PM_BR_MPRED,
329};
330
331#define C(x) PERF_COUNT_HW_CACHE_##x
332
333
334
335
336
337
338static u64 power7_cache_events[C(MAX)][C(OP_MAX)][C(RESULT_MAX)] = {
339 [C(L1D)] = {
340 [C(OP_READ)] = { 0xc880, 0x400f0 },
341 [C(OP_WRITE)] = { 0, 0x300f0 },
342 [C(OP_PREFETCH)] = { 0xd8b8, 0 },
343 },
344 [C(L1I)] = {
345 [C(OP_READ)] = { 0, 0x200fc },
346 [C(OP_WRITE)] = { -1, -1 },
347 [C(OP_PREFETCH)] = { 0x408a, 0 },
348 },
349 [C(LL)] = {
350 [C(OP_READ)] = { 0x16080, 0x26080 },
351 [C(OP_WRITE)] = { 0x16082, 0x26082 },
352 [C(OP_PREFETCH)] = { 0, 0 },
353 },
354 [C(DTLB)] = {
355 [C(OP_READ)] = { 0, 0x300fc },
356 [C(OP_WRITE)] = { -1, -1 },
357 [C(OP_PREFETCH)] = { -1, -1 },
358 },
359 [C(ITLB)] = {
360 [C(OP_READ)] = { 0, 0x400fc },
361 [C(OP_WRITE)] = { -1, -1 },
362 [C(OP_PREFETCH)] = { -1, -1 },
363 },
364 [C(BPU)] = {
365 [C(OP_READ)] = { 0x10068, 0x400f6 },
366 [C(OP_WRITE)] = { -1, -1 },
367 [C(OP_PREFETCH)] = { -1, -1 },
368 },
369 [C(NODE)] = {
370 [C(OP_READ)] = { -1, -1 },
371 [C(OP_WRITE)] = { -1, -1 },
372 [C(OP_PREFETCH)] = { -1, -1 },
373 },
374};
375
376
377GENERIC_EVENT_ATTR(cpu-cycles, PM_CYC);
378GENERIC_EVENT_ATTR(stalled-cycles-frontend, PM_GCT_NOSLOT_CYC);
379GENERIC_EVENT_ATTR(stalled-cycles-backend, PM_CMPLU_STALL);
380GENERIC_EVENT_ATTR(instructions, PM_INST_CMPL);
381GENERIC_EVENT_ATTR(cache-references, PM_LD_REF_L1);
382GENERIC_EVENT_ATTR(cache-misses, PM_LD_MISS_L1);
383GENERIC_EVENT_ATTR(branch-instructions, PM_BRU_FIN);
384GENERIC_EVENT_ATTR(branch-misses, PM_BR_MPRED);
385
386#define EVENT(_name, _code) POWER_EVENT_ATTR(_name, _name);
387#include "power7-events-list.h"
388#undef EVENT
389
390#define EVENT(_name, _code) POWER_EVENT_PTR(_name),
391
392static struct attribute *power7_events_attr[] = {
393 GENERIC_EVENT_PTR(PM_CYC),
394 GENERIC_EVENT_PTR(PM_GCT_NOSLOT_CYC),
395 GENERIC_EVENT_PTR(PM_CMPLU_STALL),
396 GENERIC_EVENT_PTR(PM_INST_CMPL),
397 GENERIC_EVENT_PTR(PM_LD_REF_L1),
398 GENERIC_EVENT_PTR(PM_LD_MISS_L1),
399 GENERIC_EVENT_PTR(PM_BRU_FIN),
400 GENERIC_EVENT_PTR(PM_BR_MPRED),
401
402 #include "power7-events-list.h"
403 #undef EVENT
404 NULL
405};
406
407static struct attribute_group power7_pmu_events_group = {
408 .name = "events",
409 .attrs = power7_events_attr,
410};
411
412PMU_FORMAT_ATTR(event, "config:0-19");
413
414static struct attribute *power7_pmu_format_attr[] = {
415 &format_attr_event.attr,
416 NULL,
417};
418
419static struct attribute_group power7_pmu_format_group = {
420 .name = "format",
421 .attrs = power7_pmu_format_attr,
422};
423
424static const struct attribute_group *power7_pmu_attr_groups[] = {
425 &power7_pmu_format_group,
426 &power7_pmu_events_group,
427 NULL,
428};
429
430static struct power_pmu power7_pmu = {
431 .name = "POWER7",
432 .n_counter = 6,
433 .max_alternatives = MAX_ALT + 1,
434 .add_fields = 0x1555ul,
435 .test_adder = 0x3000ul,
436 .compute_mmcr = power7_compute_mmcr,
437 .get_constraint = power7_get_constraint,
438 .get_alternatives = power7_get_alternatives,
439 .disable_pmc = power7_disable_pmc,
440 .flags = PPMU_ALT_SIPR,
441 .attr_groups = power7_pmu_attr_groups,
442 .n_generic = ARRAY_SIZE(power7_generic_events),
443 .generic_events = power7_generic_events,
444 .cache_events = &power7_cache_events,
445};
446
447int init_power7_pmu(void)
448{
449 if (!cur_cpu_spec->oprofile_cpu_type ||
450 strcmp(cur_cpu_spec->oprofile_cpu_type, "ppc64/power7"))
451 return -ENODEV;
452
453 if (pvr_version_is(PVR_POWER7p))
454 power7_pmu.flags |= PPMU_SIAR_VALID;
455
456 return register_power_pmu(&power7_pmu);
457}
458
