1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#include "vmm.h"
23
24#include <subdev/timer.h>
25
26static void
27tu102_vmm_flush(struct nvkm_vmm *vmm, int depth)
28{
29 struct nvkm_device *device = vmm->mmu->subdev.device;
30 u32 type = (5 - depth) << 24;
31
32 type |= 0x00000001;
33 if (atomic_read(&vmm->engref[NVKM_SUBDEV_BAR]))
34 type |= 0x00000004;
35
36 mutex_lock(&vmm->mmu->mutex);
37
38 nvkm_wr32(device, 0xb830a0, vmm->pd->pt[0]->addr >> 8);
39 nvkm_wr32(device, 0xb830a4, 0x00000000);
40 nvkm_wr32(device, 0x100e68, 0x00000000);
41 nvkm_wr32(device, 0xb830b0, 0x80000000 | type);
42
43 nvkm_msec(device, 2000,
44 if (!(nvkm_rd32(device, 0xb830b0) & 0x80000000))
45 break;
46 );
47
48 mutex_unlock(&vmm->mmu->mutex);
49}
50
51static const struct nvkm_vmm_func
52tu102_vmm = {
53 .join = gv100_vmm_join,
54 .part = gf100_vmm_part,
55 .aper = gf100_vmm_aper,
56 .valid = gp100_vmm_valid,
57 .flush = tu102_vmm_flush,
58 .mthd = gp100_vmm_mthd,
59 .page = {
60 { 47, &gp100_vmm_desc_16[4], NVKM_VMM_PAGE_Sxxx },
61 { 38, &gp100_vmm_desc_16[3], NVKM_VMM_PAGE_Sxxx },
62 { 29, &gp100_vmm_desc_16[2], NVKM_VMM_PAGE_Sxxx },
63 { 21, &gp100_vmm_desc_16[1], NVKM_VMM_PAGE_SVxC },
64 { 16, &gp100_vmm_desc_16[0], NVKM_VMM_PAGE_SVxC },
65 { 12, &gp100_vmm_desc_12[0], NVKM_VMM_PAGE_SVHx },
66 {}
67 }
68};
69
70int
71tu102_vmm_new(struct nvkm_mmu *mmu, bool managed, u64 addr, u64 size,
72 void *argv, u32 argc, struct lock_class_key *key,
73 const char *name, struct nvkm_vmm **pvmm)
74{
75 return gp100_vmm_new_(&tu102_vmm, mmu, managed, addr, size,
76 argv, argc, key, name, pvmm);
77}
78