1
2
3
4
5
6
7
8
9
10#ifndef __MTU3_H__
11#define __MTU3_H__
12
13#include <linux/device.h>
14#include <linux/dmapool.h>
15#include <linux/extcon.h>
16#include <linux/interrupt.h>
17#include <linux/list.h>
18#include <linux/phy/phy.h>
19#include <linux/regulator/consumer.h>
20#include <linux/usb.h>
21#include <linux/usb/ch9.h>
22#include <linux/usb/gadget.h>
23#include <linux/usb/otg.h>
24
25struct mtu3;
26struct mtu3_ep;
27struct mtu3_request;
28
29#include "mtu3_hw_regs.h"
30#include "mtu3_qmu.h"
31
32#define MU3D_EP_TXCR0(epnum) (U3D_TX1CSR0 + (((epnum) - 1) * 0x10))
33#define MU3D_EP_TXCR1(epnum) (U3D_TX1CSR1 + (((epnum) - 1) * 0x10))
34#define MU3D_EP_TXCR2(epnum) (U3D_TX1CSR2 + (((epnum) - 1) * 0x10))
35
36#define MU3D_EP_RXCR0(epnum) (U3D_RX1CSR0 + (((epnum) - 1) * 0x10))
37#define MU3D_EP_RXCR1(epnum) (U3D_RX1CSR1 + (((epnum) - 1) * 0x10))
38#define MU3D_EP_RXCR2(epnum) (U3D_RX1CSR2 + (((epnum) - 1) * 0x10))
39
40#define USB_QMU_TQHIAR(epnum) (U3D_TXQHIAR1 + (((epnum) - 1) * 0x4))
41#define USB_QMU_RQHIAR(epnum) (U3D_RXQHIAR1 + (((epnum) - 1) * 0x4))
42
43#define USB_QMU_RQCSR(epnum) (U3D_RXQCSR1 + (((epnum) - 1) * 0x10))
44#define USB_QMU_RQSAR(epnum) (U3D_RXQSAR1 + (((epnum) - 1) * 0x10))
45#define USB_QMU_RQCPR(epnum) (U3D_RXQCPR1 + (((epnum) - 1) * 0x10))
46
47#define USB_QMU_TQCSR(epnum) (U3D_TXQCSR1 + (((epnum) - 1) * 0x10))
48#define USB_QMU_TQSAR(epnum) (U3D_TXQSAR1 + (((epnum) - 1) * 0x10))
49#define USB_QMU_TQCPR(epnum) (U3D_TXQCPR1 + (((epnum) - 1) * 0x10))
50
51#define SSUSB_U3_CTRL(p) (U3D_SSUSB_U3_CTRL_0P + ((p) * 0x08))
52#define SSUSB_U2_CTRL(p) (U3D_SSUSB_U2_CTRL_0P + ((p) * 0x08))
53
54#define MTU3_DRIVER_NAME "mtu3"
55#define DMA_ADDR_INVALID (~(dma_addr_t)0)
56
57#define MTU3_EP_ENABLED BIT(0)
58#define MTU3_EP_STALL BIT(1)
59#define MTU3_EP_WEDGE BIT(2)
60#define MTU3_EP_BUSY BIT(3)
61
62#define MTU3_U3_IP_SLOT_DEFAULT 2
63#define MTU3_U2_IP_SLOT_DEFAULT 1
64
65
66
67
68
69
70
71
72#define MTU3_TRUNK_VERS_1003 0x1003
73
74
75
76
77
78
79
80
81#define MTU3_EP_FIFO_UNIT (1 << 9)
82#define MTU3_FIFO_BIT_SIZE 128
83#define MTU3_U2_IP_EP0_FIFO_SIZE 64
84
85
86
87
88
89#define EP0_RESPONSE_BUF 6
90
91
92enum mtu3_speed {
93 MTU3_SPEED_INACTIVE = 0,
94 MTU3_SPEED_FULL = 1,
95 MTU3_SPEED_HIGH = 3,
96 MTU3_SPEED_SUPER = 4,
97 MTU3_SPEED_SUPER_PLUS = 5,
98};
99
100
101
102
103
104
105
106
107
108
109
110enum mtu3_g_ep0_state {
111 MU3D_EP0_STATE_SETUP = 1,
112 MU3D_EP0_STATE_TX,
113 MU3D_EP0_STATE_RX,
114 MU3D_EP0_STATE_TX_END,
115 MU3D_EP0_STATE_STALL,
116};
117
118
119
120
121
122
123
124
125enum mtu3_dr_force_mode {
126 MTU3_DR_FORCE_NONE = 0,
127 MTU3_DR_FORCE_HOST,
128 MTU3_DR_FORCE_DEVICE,
129};
130
131
132
133
134
135
136struct mtu3_fifo_info {
137 u32 base;
138 u32 limit;
139 DECLARE_BITMAP(bitmap, MTU3_FIFO_BIT_SIZE);
140};
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169struct qmu_gpd {
170 __le32 dw0_info;
171 __le32 next_gpd;
172 __le32 buffer;
173 __le32 dw3_info;
174} __packed;
175
176
177
178
179
180
181
182
183
184struct mtu3_gpd_ring {
185 dma_addr_t dma;
186 struct qmu_gpd *start;
187 struct qmu_gpd *end;
188 struct qmu_gpd *enqueue;
189 struct qmu_gpd *dequeue;
190};
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209struct otg_switch_mtk {
210 struct regulator *vbus;
211 struct extcon_dev *edev;
212 struct notifier_block vbus_nb;
213 struct work_struct vbus_work;
214 unsigned long vbus_event;
215 struct notifier_block id_nb;
216 struct work_struct id_work;
217 unsigned long id_event;
218 struct usb_role_switch *role_sw;
219 bool role_sw_used;
220 bool is_u3_drd;
221 bool manual_drd_enabled;
222};
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244struct ssusb_mtk {
245 struct device *dev;
246 struct mtu3 *u3d;
247 void __iomem *mac_base;
248 void __iomem *ippc_base;
249 struct phy **phys;
250 int num_phys;
251
252 struct regulator *vusb33;
253 struct clk *sys_clk;
254 struct clk *ref_clk;
255 struct clk *mcu_clk;
256 struct clk *dma_clk;
257
258 struct otg_switch_mtk otg_switch;
259 enum usb_dr_mode dr_mode;
260 bool is_host;
261 int u2_ports;
262 int u3_ports;
263 int u3p_dis_msk;
264 struct dentry *dbgfs_root;
265
266 bool uwk_en;
267 struct regmap *uwk;
268 u32 uwk_reg_base;
269 u32 uwk_vers;
270};
271
272
273
274
275
276struct mtu3_ep {
277 struct usb_ep ep;
278 char name[12];
279 struct mtu3 *mtu;
280 u8 epnum;
281 u8 type;
282 u8 is_in;
283 u16 maxp;
284 int slot;
285 u32 fifo_size;
286 u32 fifo_addr;
287 u32 fifo_seg_size;
288 struct mtu3_fifo_info *fifo;
289
290 struct list_head req_list;
291 struct mtu3_gpd_ring gpd_ring;
292 const struct usb_ss_ep_comp_descriptor *comp_desc;
293 const struct usb_endpoint_descriptor *desc;
294
295 int flags;
296};
297
298struct mtu3_request {
299 struct usb_request request;
300 struct list_head list;
301 struct mtu3_ep *mep;
302 struct mtu3 *mtu;
303 struct qmu_gpd *gpd;
304 int epnum;
305};
306
307static inline struct ssusb_mtk *dev_to_ssusb(struct device *dev)
308{
309 return dev_get_drvdata(dev);
310}
311
312
313
314
315
316
317
318
319
320
321
322
323
324struct mtu3 {
325 spinlock_t lock;
326 struct ssusb_mtk *ssusb;
327 struct device *dev;
328 void __iomem *mac_base;
329 void __iomem *ippc_base;
330 int irq;
331
332 struct mtu3_fifo_info tx_fifo;
333 struct mtu3_fifo_info rx_fifo;
334
335 struct mtu3_ep *ep_array;
336 struct mtu3_ep *in_eps;
337 struct mtu3_ep *out_eps;
338 struct mtu3_ep *ep0;
339 int num_eps;
340 int slot;
341 int active_ep;
342
343 struct dma_pool *qmu_gpd_pool;
344 enum mtu3_g_ep0_state ep0_state;
345 struct usb_gadget g;
346 struct usb_gadget_driver *gadget_driver;
347 struct mtu3_request ep0_req;
348 u8 setup_buf[EP0_RESPONSE_BUF];
349 enum usb_device_speed max_speed;
350 enum usb_device_speed speed;
351
352 unsigned is_active:1;
353 unsigned may_wakeup:1;
354 unsigned is_self_powered:1;
355 unsigned test_mode:1;
356 unsigned softconnect:1;
357 unsigned u1_enable:1;
358 unsigned u2_enable:1;
359 unsigned is_u3_ip:1;
360 unsigned delayed_status:1;
361 unsigned gen2cp:1;
362
363 u8 address;
364 u8 test_mode_nr;
365 u32 hw_version;
366};
367
368static inline struct mtu3 *gadget_to_mtu3(struct usb_gadget *g)
369{
370 return container_of(g, struct mtu3, g);
371}
372
373static inline struct mtu3_request *to_mtu3_request(struct usb_request *req)
374{
375 return req ? container_of(req, struct mtu3_request, request) : NULL;
376}
377
378static inline struct mtu3_ep *to_mtu3_ep(struct usb_ep *ep)
379{
380 return ep ? container_of(ep, struct mtu3_ep, ep) : NULL;
381}
382
383static inline struct mtu3_request *next_request(struct mtu3_ep *mep)
384{
385 return list_first_entry_or_null(&mep->req_list, struct mtu3_request,
386 list);
387}
388
389static inline void mtu3_writel(void __iomem *base, u32 offset, u32 data)
390{
391 writel(data, base + offset);
392}
393
394static inline u32 mtu3_readl(void __iomem *base, u32 offset)
395{
396 return readl(base + offset);
397}
398
399static inline void mtu3_setbits(void __iomem *base, u32 offset, u32 bits)
400{
401 void __iomem *addr = base + offset;
402 u32 tmp = readl(addr);
403
404 writel((tmp | (bits)), addr);
405}
406
407static inline void mtu3_clrbits(void __iomem *base, u32 offset, u32 bits)
408{
409 void __iomem *addr = base + offset;
410 u32 tmp = readl(addr);
411
412 writel((tmp & ~(bits)), addr);
413}
414
415int ssusb_check_clocks(struct ssusb_mtk *ssusb, u32 ex_clks);
416struct usb_request *mtu3_alloc_request(struct usb_ep *ep, gfp_t gfp_flags);
417void mtu3_free_request(struct usb_ep *ep, struct usb_request *req);
418void mtu3_req_complete(struct mtu3_ep *mep,
419 struct usb_request *req, int status);
420
421int mtu3_config_ep(struct mtu3 *mtu, struct mtu3_ep *mep,
422 int interval, int burst, int mult);
423void mtu3_deconfig_ep(struct mtu3 *mtu, struct mtu3_ep *mep);
424void mtu3_ep_stall_set(struct mtu3_ep *mep, bool set);
425void mtu3_ep0_setup(struct mtu3 *mtu);
426void mtu3_start(struct mtu3 *mtu);
427void mtu3_stop(struct mtu3 *mtu);
428void mtu3_dev_on_off(struct mtu3 *mtu, int is_on);
429void mtu3_set_speed(struct mtu3 *mtu, enum usb_device_speed speed);
430
431int mtu3_gadget_setup(struct mtu3 *mtu);
432void mtu3_gadget_cleanup(struct mtu3 *mtu);
433void mtu3_gadget_reset(struct mtu3 *mtu);
434void mtu3_gadget_suspend(struct mtu3 *mtu);
435void mtu3_gadget_resume(struct mtu3 *mtu);
436void mtu3_gadget_disconnect(struct mtu3 *mtu);
437
438irqreturn_t mtu3_ep0_isr(struct mtu3 *mtu);
439extern const struct usb_ep_ops mtu3_ep0_ops;
440
441#endif
442