1
2
3
4
5
6
7#ifndef __ASM_SH_ADDRSPACE_H
8#define __ASM_SH_ADDRSPACE_H
9
10#include <cpu/addrspace.h>
11
12
13#ifdef P1SEG
14
15
16
17
18
19
20
21
22
23
24#define PXSEG(a) (((unsigned long)(a)) & 0xe0000000)
25
26#ifdef CONFIG_29BIT
27
28
29
30#define P1SEGADDR(a) \
31 ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) | P1SEG))
32#define P2SEGADDR(a) \
33 ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) | P2SEG))
34#define P3SEGADDR(a) \
35 ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) | P3SEG))
36#define P4SEGADDR(a) \
37 ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) | P4SEG))
38#else
39
40
41
42#define P1SEGADDR(a) ({ (void)(a); BUG(); NULL; })
43#define P2SEGADDR(a) ({ (void)(a); BUG(); NULL; })
44#define P3SEGADDR(a) ({ (void)(a); BUG(); NULL; })
45#define P4SEGADDR(a) ({ (void)(a); BUG(); NULL; })
46#endif
47#endif
48
49
50#define IS_29BIT(a) (((unsigned long)(a)) < 0x20000000)
51
52#ifdef CONFIG_SH_STORE_QUEUES
53
54
55
56
57
58#define P3_ADDR_MAX (P4SEG_STORE_QUE + 0x04000000)
59#else
60#define P3_ADDR_MAX P4SEG
61#endif
62
63#endif
64