1
2
3
4
5
6
7#ifndef MLX5_IB_H
8#define MLX5_IB_H
9
10#include <linux/kernel.h>
11#include <linux/sched.h>
12#include <rdma/ib_verbs.h>
13#include <rdma/ib_umem.h>
14#include <rdma/ib_smi.h>
15#include <linux/mlx5/driver.h>
16#include <linux/mlx5/cq.h>
17#include <linux/mlx5/fs.h>
18#include <linux/mlx5/qp.h>
19#include <linux/types.h>
20#include <linux/mlx5/transobj.h>
21#include <rdma/ib_user_verbs.h>
22#include <rdma/mlx5-abi.h>
23#include <rdma/uverbs_ioctl.h>
24#include <rdma/mlx5_user_ioctl_cmds.h>
25#include <rdma/mlx5_user_ioctl_verbs.h>
26
27#include "srq.h"
28
29#define mlx5_ib_dbg(_dev, format, arg...) \
30 dev_dbg(&(_dev)->ib_dev.dev, "%s:%d:(pid %d): " format, __func__, \
31 __LINE__, current->pid, ##arg)
32
33#define mlx5_ib_err(_dev, format, arg...) \
34 dev_err(&(_dev)->ib_dev.dev, "%s:%d:(pid %d): " format, __func__, \
35 __LINE__, current->pid, ##arg)
36
37#define mlx5_ib_warn(_dev, format, arg...) \
38 dev_warn(&(_dev)->ib_dev.dev, "%s:%d:(pid %d): " format, __func__, \
39 __LINE__, current->pid, ##arg)
40
41#define MLX5_IB_DEFAULT_UIDX 0xffffff
42#define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index)
43
44static __always_inline unsigned long
45__mlx5_log_page_size_to_bitmap(unsigned int log_pgsz_bits,
46 unsigned int pgsz_shift)
47{
48 unsigned int largest_pg_shift =
49 min_t(unsigned long, (1ULL << log_pgsz_bits) - 1 + pgsz_shift,
50 BITS_PER_LONG - 1);
51
52
53
54
55
56 pgsz_shift = max_t(unsigned int, MLX5_ADAPTER_PAGE_SHIFT, pgsz_shift);
57 return GENMASK(largest_pg_shift, pgsz_shift);
58}
59
60
61
62
63
64#define mlx5_umem_find_best_pgsz(umem, typ, log_pgsz_fld, pgsz_shift, iova) \
65 ib_umem_find_best_pgsz(umem, \
66 __mlx5_log_page_size_to_bitmap( \
67 __mlx5_bit_sz(typ, log_pgsz_fld), \
68 pgsz_shift), \
69 iova)
70
71static __always_inline unsigned long
72__mlx5_page_offset_to_bitmask(unsigned int page_offset_bits,
73 unsigned int offset_shift)
74{
75 unsigned int largest_offset_shift =
76 min_t(unsigned long, page_offset_bits - 1 + offset_shift,
77 BITS_PER_LONG - 1);
78
79 return GENMASK(largest_offset_shift, offset_shift);
80}
81
82
83
84
85
86
87unsigned long __mlx5_umem_find_best_quantized_pgoff(
88 struct ib_umem *umem, unsigned long pgsz_bitmap,
89 unsigned int page_offset_bits, u64 pgoff_bitmask, unsigned int scale,
90 unsigned int *page_offset_quantized);
91#define mlx5_umem_find_best_quantized_pgoff(umem, typ, log_pgsz_fld, \
92 pgsz_shift, page_offset_fld, \
93 scale, page_offset_quantized) \
94 __mlx5_umem_find_best_quantized_pgoff( \
95 umem, \
96 __mlx5_log_page_size_to_bitmap( \
97 __mlx5_bit_sz(typ, log_pgsz_fld), pgsz_shift), \
98 __mlx5_bit_sz(typ, page_offset_fld), \
99 GENMASK(31, order_base_2(scale)), scale, \
100 page_offset_quantized)
101
102#define mlx5_umem_find_best_cq_quantized_pgoff(umem, typ, log_pgsz_fld, \
103 pgsz_shift, page_offset_fld, \
104 scale, page_offset_quantized) \
105 __mlx5_umem_find_best_quantized_pgoff( \
106 umem, \
107 __mlx5_log_page_size_to_bitmap( \
108 __mlx5_bit_sz(typ, log_pgsz_fld), pgsz_shift), \
109 __mlx5_bit_sz(typ, page_offset_fld), 0, scale, \
110 page_offset_quantized)
111
112enum {
113 MLX5_IB_MMAP_OFFSET_START = 9,
114 MLX5_IB_MMAP_OFFSET_END = 255,
115};
116
117enum {
118 MLX5_IB_MMAP_CMD_SHIFT = 8,
119 MLX5_IB_MMAP_CMD_MASK = 0xff,
120};
121
122enum {
123 MLX5_RES_SCAT_DATA32_CQE = 0x1,
124 MLX5_RES_SCAT_DATA64_CQE = 0x2,
125 MLX5_REQ_SCAT_DATA32_CQE = 0x11,
126 MLX5_REQ_SCAT_DATA64_CQE = 0x22,
127};
128
129enum mlx5_ib_mad_ifc_flags {
130 MLX5_MAD_IFC_IGNORE_MKEY = 1,
131 MLX5_MAD_IFC_IGNORE_BKEY = 2,
132 MLX5_MAD_IFC_NET_VIEW = 4,
133};
134
135enum {
136 MLX5_CROSS_CHANNEL_BFREG = 0,
137};
138
139enum {
140 MLX5_CQE_VERSION_V0,
141 MLX5_CQE_VERSION_V1,
142};
143
144enum {
145 MLX5_TM_MAX_RNDV_MSG_SIZE = 64,
146 MLX5_TM_MAX_SGE = 1,
147};
148
149enum {
150 MLX5_IB_INVALID_UAR_INDEX = BIT(31),
151 MLX5_IB_INVALID_BFREG = BIT(31),
152};
153
154enum {
155 MLX5_MAX_MEMIC_PAGES = 0x100,
156 MLX5_MEMIC_ALLOC_SIZE_MASK = 0x3f,
157};
158
159enum {
160 MLX5_MEMIC_BASE_ALIGN = 6,
161 MLX5_MEMIC_BASE_SIZE = 1 << MLX5_MEMIC_BASE_ALIGN,
162};
163
164enum mlx5_ib_mmap_type {
165 MLX5_IB_MMAP_TYPE_MEMIC = 1,
166 MLX5_IB_MMAP_TYPE_VAR = 2,
167 MLX5_IB_MMAP_TYPE_UAR_WC = 3,
168 MLX5_IB_MMAP_TYPE_UAR_NC = 4,
169 MLX5_IB_MMAP_TYPE_MEMIC_OP = 5,
170};
171
172struct mlx5_bfreg_info {
173 u32 *sys_pages;
174 int num_low_latency_bfregs;
175 unsigned int *count;
176
177
178
179
180 struct mutex lock;
181 u32 ver;
182 u8 lib_uar_4k : 1;
183 u8 lib_uar_dyn : 1;
184 u32 num_sys_pages;
185 u32 num_static_sys_pages;
186 u32 total_num_bfregs;
187 u32 num_dyn_bfregs;
188};
189
190struct mlx5_ib_ucontext {
191 struct ib_ucontext ibucontext;
192 struct list_head db_page_list;
193
194
195
196 struct mutex db_page_mutex;
197 struct mlx5_bfreg_info bfregi;
198 u8 cqe_version;
199
200 u32 tdn;
201
202 u64 lib_caps;
203 u16 devx_uid;
204
205 atomic_t tx_port_affinity;
206};
207
208static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
209{
210 return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext);
211}
212
213struct mlx5_ib_pd {
214 struct ib_pd ibpd;
215 u32 pdn;
216 u16 uid;
217};
218
219enum {
220 MLX5_IB_FLOW_ACTION_MODIFY_HEADER,
221 MLX5_IB_FLOW_ACTION_PACKET_REFORMAT,
222 MLX5_IB_FLOW_ACTION_DECAP,
223};
224
225#define MLX5_IB_FLOW_MCAST_PRIO (MLX5_BY_PASS_NUM_PRIOS - 1)
226#define MLX5_IB_FLOW_LAST_PRIO (MLX5_BY_PASS_NUM_REGULAR_PRIOS - 1)
227#if (MLX5_IB_FLOW_LAST_PRIO <= 0)
228#error "Invalid number of bypass priorities"
229#endif
230#define MLX5_IB_FLOW_LEFTOVERS_PRIO (MLX5_IB_FLOW_MCAST_PRIO + 1)
231
232#define MLX5_IB_NUM_FLOW_FT (MLX5_IB_FLOW_LEFTOVERS_PRIO + 1)
233#define MLX5_IB_NUM_SNIFFER_FTS 2
234#define MLX5_IB_NUM_EGRESS_FTS 1
235struct mlx5_ib_flow_prio {
236 struct mlx5_flow_table *flow_table;
237 unsigned int refcount;
238};
239
240struct mlx5_ib_flow_handler {
241 struct list_head list;
242 struct ib_flow ibflow;
243 struct mlx5_ib_flow_prio *prio;
244 struct mlx5_flow_handle *rule;
245 struct ib_counters *ibcounters;
246 struct mlx5_ib_dev *dev;
247 struct mlx5_ib_flow_matcher *flow_matcher;
248};
249
250struct mlx5_ib_flow_matcher {
251 struct mlx5_ib_match_params matcher_mask;
252 int mask_len;
253 enum mlx5_ib_flow_type flow_type;
254 enum mlx5_flow_namespace_type ns_type;
255 u16 priority;
256 struct mlx5_core_dev *mdev;
257 atomic_t usecnt;
258 u8 match_criteria_enable;
259};
260
261struct mlx5_ib_pp {
262 u16 index;
263 struct mlx5_core_dev *mdev;
264};
265
266struct mlx5_ib_flow_db {
267 struct mlx5_ib_flow_prio prios[MLX5_IB_NUM_FLOW_FT];
268 struct mlx5_ib_flow_prio egress_prios[MLX5_IB_NUM_FLOW_FT];
269 struct mlx5_ib_flow_prio sniffer[MLX5_IB_NUM_SNIFFER_FTS];
270 struct mlx5_ib_flow_prio egress[MLX5_IB_NUM_EGRESS_FTS];
271 struct mlx5_ib_flow_prio fdb;
272 struct mlx5_ib_flow_prio rdma_rx[MLX5_IB_NUM_FLOW_FT];
273 struct mlx5_ib_flow_prio rdma_tx[MLX5_IB_NUM_FLOW_FT];
274 struct mlx5_flow_table *lag_demux_ft;
275
276
277
278
279
280 struct mutex lock;
281};
282
283
284
285
286
287#define MLX5_IB_SEND_UMR_ENABLE_MR (IB_SEND_RESERVED_START << 0)
288#define MLX5_IB_SEND_UMR_DISABLE_MR (IB_SEND_RESERVED_START << 1)
289#define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 2)
290#define MLX5_IB_SEND_UMR_UPDATE_XLT (IB_SEND_RESERVED_START << 3)
291#define MLX5_IB_SEND_UMR_UPDATE_TRANSLATION (IB_SEND_RESERVED_START << 4)
292#define MLX5_IB_SEND_UMR_UPDATE_PD_ACCESS IB_SEND_RESERVED_END
293
294#define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1
295
296
297
298
299#define MLX5_IB_QPT_HW_GSI IB_QPT_RESERVED2
300#define MLX5_IB_QPT_DCI IB_QPT_RESERVED3
301#define MLX5_IB_QPT_DCT IB_QPT_RESERVED4
302#define MLX5_IB_WR_UMR IB_WR_RESERVED1
303
304#define MLX5_IB_UMR_OCTOWORD 16
305#define MLX5_IB_UMR_XLT_ALIGNMENT 64
306
307#define MLX5_IB_UPD_XLT_ZAP BIT(0)
308#define MLX5_IB_UPD_XLT_ENABLE BIT(1)
309#define MLX5_IB_UPD_XLT_ATOMIC BIT(2)
310#define MLX5_IB_UPD_XLT_ADDR BIT(3)
311#define MLX5_IB_UPD_XLT_PD BIT(4)
312#define MLX5_IB_UPD_XLT_ACCESS BIT(5)
313#define MLX5_IB_UPD_XLT_INDIRECT BIT(6)
314
315
316
317
318
319
320#define MLX5_IB_QP_CREATE_SQPN_QP1 IB_QP_CREATE_RESERVED_START
321#define MLX5_IB_QP_CREATE_WC_TEST (IB_QP_CREATE_RESERVED_START << 1)
322
323struct wr_list {
324 u16 opcode;
325 u16 next;
326};
327
328enum mlx5_ib_rq_flags {
329 MLX5_IB_RQ_CVLAN_STRIPPING = 1 << 0,
330 MLX5_IB_RQ_PCI_WRITE_END_PADDING = 1 << 1,
331};
332
333struct mlx5_ib_wq {
334 struct mlx5_frag_buf_ctrl fbc;
335 u64 *wrid;
336 u32 *wr_data;
337 struct wr_list *w_list;
338 unsigned *wqe_head;
339 u16 unsig_count;
340
341
342
343 spinlock_t lock;
344 int wqe_cnt;
345 int max_post;
346 int max_gs;
347 int offset;
348 int wqe_shift;
349 unsigned head;
350 unsigned tail;
351 u16 cur_post;
352 u16 last_poll;
353 void *cur_edge;
354};
355
356enum mlx5_ib_wq_flags {
357 MLX5_IB_WQ_FLAGS_DELAY_DROP = 0x1,
358 MLX5_IB_WQ_FLAGS_STRIDING_RQ = 0x2,
359};
360
361#define MLX5_MIN_SINGLE_WQE_LOG_NUM_STRIDES 9
362#define MLX5_MAX_SINGLE_WQE_LOG_NUM_STRIDES 16
363#define MLX5_MIN_SINGLE_STRIDE_LOG_NUM_BYTES 6
364#define MLX5_MAX_SINGLE_STRIDE_LOG_NUM_BYTES 13
365#define MLX5_EXT_MIN_SINGLE_WQE_LOG_NUM_STRIDES 3
366
367struct mlx5_ib_rwq {
368 struct ib_wq ibwq;
369 struct mlx5_core_qp core_qp;
370 u32 rq_num_pas;
371 u32 log_rq_stride;
372 u32 log_rq_size;
373 u32 rq_page_offset;
374 u32 log_page_size;
375 u32 log_num_strides;
376 u32 two_byte_shift_en;
377 u32 single_stride_log_num_of_bytes;
378 struct ib_umem *umem;
379 size_t buf_size;
380 unsigned int page_shift;
381 struct mlx5_db db;
382 u32 user_index;
383 u32 wqe_count;
384 u32 wqe_shift;
385 int wq_sig;
386 u32 create_flags;
387};
388
389struct mlx5_ib_rwq_ind_table {
390 struct ib_rwq_ind_table ib_rwq_ind_tbl;
391 u32 rqtn;
392 u16 uid;
393};
394
395struct mlx5_ib_ubuffer {
396 struct ib_umem *umem;
397 int buf_size;
398 u64 buf_addr;
399};
400
401struct mlx5_ib_qp_base {
402 struct mlx5_ib_qp *container_mibqp;
403 struct mlx5_core_qp mqp;
404 struct mlx5_ib_ubuffer ubuffer;
405};
406
407struct mlx5_ib_qp_trans {
408 struct mlx5_ib_qp_base base;
409 u16 xrcdn;
410 u32 alt_port;
411 u8 atomic_rd_en;
412 u8 resp_depth;
413};
414
415struct mlx5_ib_rss_qp {
416 u32 tirn;
417};
418
419struct mlx5_ib_rq {
420 struct mlx5_ib_qp_base base;
421 struct mlx5_ib_wq *rq;
422 struct mlx5_ib_ubuffer ubuffer;
423 struct mlx5_db *doorbell;
424 u32 tirn;
425 u8 state;
426 u32 flags;
427};
428
429struct mlx5_ib_sq {
430 struct mlx5_ib_qp_base base;
431 struct mlx5_ib_wq *sq;
432 struct mlx5_ib_ubuffer ubuffer;
433 struct mlx5_db *doorbell;
434 struct mlx5_flow_handle *flow_rule;
435 u32 tisn;
436 u8 state;
437};
438
439struct mlx5_ib_raw_packet_qp {
440 struct mlx5_ib_sq sq;
441 struct mlx5_ib_rq rq;
442};
443
444struct mlx5_bf {
445 int buf_size;
446 unsigned long offset;
447 struct mlx5_sq_bfreg *bfreg;
448};
449
450struct mlx5_ib_dct {
451 struct mlx5_core_dct mdct;
452 u32 *in;
453};
454
455struct mlx5_ib_gsi_qp {
456 struct ib_qp *rx_qp;
457 u32 port_num;
458 struct ib_qp_cap cap;
459 struct ib_cq *cq;
460 struct mlx5_ib_gsi_wr *outstanding_wrs;
461 u32 outstanding_pi, outstanding_ci;
462 int num_qps;
463
464
465
466
467 spinlock_t lock;
468 struct ib_qp **tx_qps;
469};
470
471struct mlx5_ib_qp {
472 struct ib_qp ibqp;
473 union {
474 struct mlx5_ib_qp_trans trans_qp;
475 struct mlx5_ib_raw_packet_qp raw_packet_qp;
476 struct mlx5_ib_rss_qp rss_qp;
477 struct mlx5_ib_dct dct;
478 struct mlx5_ib_gsi_qp gsi;
479 };
480 struct mlx5_frag_buf buf;
481
482 struct mlx5_db db;
483 struct mlx5_ib_wq rq;
484
485 u8 sq_signal_bits;
486 u8 next_fence;
487 struct mlx5_ib_wq sq;
488
489
490
491 struct mutex mutex;
492
493 u32 flags;
494 u32 port;
495 u8 state;
496 int max_inline_data;
497 struct mlx5_bf bf;
498 u8 has_rq:1;
499 u8 is_rss:1;
500
501
502
503
504 int bfregn;
505
506 struct list_head qps_list;
507 struct list_head cq_recv_list;
508 struct list_head cq_send_list;
509 struct mlx5_rate_limit rl;
510 u32 underlay_qpn;
511 u32 flags_en;
512
513
514
515
516 enum ib_qp_type type;
517
518
519
520 u32 counter_pending;
521 u16 gsi_lag_port;
522};
523
524struct mlx5_ib_cq_buf {
525 struct mlx5_frag_buf_ctrl fbc;
526 struct mlx5_frag_buf frag_buf;
527 struct ib_umem *umem;
528 int cqe_size;
529 int nent;
530};
531
532struct mlx5_umr_wr {
533 struct ib_send_wr wr;
534 u64 virt_addr;
535 u64 offset;
536 struct ib_pd *pd;
537 unsigned int page_shift;
538 unsigned int xlt_size;
539 u64 length;
540 int access_flags;
541 u32 mkey;
542 u8 ignore_free_state:1;
543};
544
545static inline const struct mlx5_umr_wr *umr_wr(const struct ib_send_wr *wr)
546{
547 return container_of(wr, struct mlx5_umr_wr, wr);
548}
549
550enum mlx5_ib_cq_pr_flags {
551 MLX5_IB_CQ_PR_FLAGS_CQE_128_PAD = 1 << 0,
552 MLX5_IB_CQ_PR_FLAGS_REAL_TIME_TS = 1 << 1,
553};
554
555struct mlx5_ib_cq {
556 struct ib_cq ibcq;
557 struct mlx5_core_cq mcq;
558 struct mlx5_ib_cq_buf buf;
559 struct mlx5_db db;
560
561
562
563 spinlock_t lock;
564
565
566
567 struct mutex resize_mutex;
568 struct mlx5_ib_cq_buf *resize_buf;
569 struct ib_umem *resize_umem;
570 int cqe_size;
571 struct list_head list_send_qp;
572 struct list_head list_recv_qp;
573 u32 create_flags;
574 struct list_head wc_list;
575 enum ib_cq_notify_flags notify_flags;
576 struct work_struct notify_work;
577 u16 private_flags;
578};
579
580struct mlx5_ib_wc {
581 struct ib_wc wc;
582 struct list_head list;
583};
584
585struct mlx5_ib_srq {
586 struct ib_srq ibsrq;
587 struct mlx5_core_srq msrq;
588 struct mlx5_frag_buf buf;
589 struct mlx5_db db;
590 struct mlx5_frag_buf_ctrl fbc;
591 u64 *wrid;
592
593
594 spinlock_t lock;
595 int head;
596 int tail;
597 u16 wqe_ctr;
598 struct ib_umem *umem;
599
600
601 struct mutex mutex;
602 int wq_sig;
603};
604
605struct mlx5_ib_xrcd {
606 struct ib_xrcd ibxrcd;
607 u32 xrcdn;
608};
609
610enum mlx5_ib_mtt_access_flags {
611 MLX5_IB_MTT_READ = (1 << 0),
612 MLX5_IB_MTT_WRITE = (1 << 1),
613};
614
615struct mlx5_user_mmap_entry {
616 struct rdma_user_mmap_entry rdma_entry;
617 u8 mmap_flag;
618 u64 address;
619 u32 page_idx;
620};
621
622#define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE)
623
624#define MLX5_IB_DM_MEMIC_ALLOWED_ACCESS (IB_ACCESS_LOCAL_WRITE |\
625 IB_ACCESS_REMOTE_WRITE |\
626 IB_ACCESS_REMOTE_READ |\
627 IB_ACCESS_REMOTE_ATOMIC |\
628 IB_ZERO_BASED)
629
630#define MLX5_IB_DM_SW_ICM_ALLOWED_ACCESS (IB_ACCESS_LOCAL_WRITE |\
631 IB_ACCESS_REMOTE_WRITE |\
632 IB_ACCESS_REMOTE_READ |\
633 IB_ZERO_BASED)
634
635#define mlx5_update_odp_stats(mr, counter_name, value) \
636 atomic64_add(value, &((mr)->odp_stats.counter_name))
637
638struct mlx5_ib_mr {
639 struct ib_mr ibmr;
640 struct mlx5_core_mkey mmkey;
641
642
643 struct mlx5_cache_ent *cache_ent;
644 struct ib_umem *umem;
645
646
647 union {
648
649 struct {
650 u32 out[MLX5_ST_SZ_DW(create_mkey_out)];
651 struct mlx5_async_work cb_work;
652
653 struct list_head list;
654 };
655
656
657 struct {
658 void *descs;
659 void *descs_alloc;
660 dma_addr_t desc_map;
661 int max_descs;
662 int ndescs;
663 int desc_size;
664 int access_mode;
665
666
667 struct mlx5_core_sig_ctx *sig;
668 struct mlx5_ib_mr *pi_mr;
669 struct mlx5_ib_mr *klm_mr;
670 struct mlx5_ib_mr *mtt_mr;
671 u64 data_iova;
672 u64 pi_iova;
673 int meta_ndescs;
674 int meta_length;
675 int data_length;
676 };
677
678
679 struct {
680 unsigned int page_shift;
681
682 int access_flags;
683
684
685 struct mlx5_ib_mr *parent;
686 struct xarray implicit_children;
687 union {
688 struct work_struct work;
689 } odp_destroy;
690 struct ib_odp_counters odp_stats;
691 bool is_odp_implicit;
692 };
693 };
694};
695
696
697static inline void mlx5_clear_mr(struct mlx5_ib_mr *mr)
698{
699 memset(mr->out, 0, sizeof(*mr) - offsetof(struct mlx5_ib_mr, out));
700}
701
702static inline bool is_odp_mr(struct mlx5_ib_mr *mr)
703{
704 return IS_ENABLED(CONFIG_INFINIBAND_ON_DEMAND_PAGING) && mr->umem &&
705 mr->umem->is_odp;
706}
707
708static inline bool is_dmabuf_mr(struct mlx5_ib_mr *mr)
709{
710 return IS_ENABLED(CONFIG_INFINIBAND_ON_DEMAND_PAGING) && mr->umem &&
711 mr->umem->is_dmabuf;
712}
713
714struct mlx5_ib_mw {
715 struct ib_mw ibmw;
716 struct mlx5_core_mkey mmkey;
717 int ndescs;
718};
719
720struct mlx5_ib_devx_mr {
721 struct mlx5_core_mkey mmkey;
722 int ndescs;
723};
724
725struct mlx5_ib_umr_context {
726 struct ib_cqe cqe;
727 enum ib_wc_status status;
728 struct completion done;
729};
730
731struct umr_common {
732 struct ib_pd *pd;
733 struct ib_cq *cq;
734 struct ib_qp *qp;
735
736
737 struct semaphore sem;
738};
739
740struct mlx5_cache_ent {
741 struct list_head head;
742
743
744 spinlock_t lock;
745
746
747 char name[4];
748 u32 order;
749 u32 xlt;
750 u32 access_mode;
751 u32 page;
752
753 u8 disabled:1;
754 u8 fill_to_high_water:1;
755
756
757
758
759
760
761
762
763
764
765 u32 total_mrs;
766 u32 available_mrs;
767 u32 limit;
768 u32 pending;
769
770
771 u32 miss;
772
773 struct mlx5_ib_dev *dev;
774 struct work_struct work;
775 struct delayed_work dwork;
776};
777
778struct mlx5_mr_cache {
779 struct workqueue_struct *wq;
780 struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES];
781 struct dentry *root;
782 unsigned long last_add;
783};
784
785struct mlx5_ib_port_resources {
786 struct mlx5_ib_gsi_qp *gsi;
787 struct work_struct pkey_change_work;
788};
789
790struct mlx5_ib_resources {
791 struct ib_cq *c0;
792 u32 xrcdn0;
793 u32 xrcdn1;
794 struct ib_pd *p0;
795 struct ib_srq *s0;
796 struct ib_srq *s1;
797 struct mlx5_ib_port_resources ports[2];
798
799 struct mutex mutex;
800};
801
802struct mlx5_ib_counters {
803 const char **names;
804 size_t *offsets;
805 u32 num_q_counters;
806 u32 num_cong_counters;
807 u32 num_ext_ppcnt_counters;
808 u16 set_id;
809};
810
811struct mlx5_ib_multiport_info;
812
813struct mlx5_ib_multiport {
814 struct mlx5_ib_multiport_info *mpi;
815
816 spinlock_t mpi_lock;
817};
818
819struct mlx5_roce {
820
821
822
823 rwlock_t netdev_lock;
824 struct net_device *netdev;
825 struct notifier_block nb;
826 atomic_t tx_port_affinity;
827 enum ib_port_state last_port_state;
828 struct mlx5_ib_dev *dev;
829 u32 native_port_num;
830};
831
832struct mlx5_ib_port {
833 struct mlx5_ib_counters cnts;
834 struct mlx5_ib_multiport mp;
835 struct mlx5_ib_dbg_cc_params *dbg_cc_params;
836 struct mlx5_roce roce;
837 struct mlx5_eswitch_rep *rep;
838};
839
840struct mlx5_ib_dbg_param {
841 int offset;
842 struct mlx5_ib_dev *dev;
843 struct dentry *dentry;
844 u32 port_num;
845};
846
847enum mlx5_ib_dbg_cc_types {
848 MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE,
849 MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE_ATI,
850 MLX5_IB_DBG_CC_RP_TIME_RESET,
851 MLX5_IB_DBG_CC_RP_BYTE_RESET,
852 MLX5_IB_DBG_CC_RP_THRESHOLD,
853 MLX5_IB_DBG_CC_RP_AI_RATE,
854 MLX5_IB_DBG_CC_RP_MAX_RATE,
855 MLX5_IB_DBG_CC_RP_HAI_RATE,
856 MLX5_IB_DBG_CC_RP_MIN_DEC_FAC,
857 MLX5_IB_DBG_CC_RP_MIN_RATE,
858 MLX5_IB_DBG_CC_RP_RATE_TO_SET_ON_FIRST_CNP,
859 MLX5_IB_DBG_CC_RP_DCE_TCP_G,
860 MLX5_IB_DBG_CC_RP_DCE_TCP_RTT,
861 MLX5_IB_DBG_CC_RP_RATE_REDUCE_MONITOR_PERIOD,
862 MLX5_IB_DBG_CC_RP_INITIAL_ALPHA_VALUE,
863 MLX5_IB_DBG_CC_RP_GD,
864 MLX5_IB_DBG_CC_NP_MIN_TIME_BETWEEN_CNPS,
865 MLX5_IB_DBG_CC_NP_CNP_DSCP,
866 MLX5_IB_DBG_CC_NP_CNP_PRIO_MODE,
867 MLX5_IB_DBG_CC_NP_CNP_PRIO,
868 MLX5_IB_DBG_CC_MAX,
869};
870
871struct mlx5_ib_dbg_cc_params {
872 struct dentry *root;
873 struct mlx5_ib_dbg_param params[MLX5_IB_DBG_CC_MAX];
874};
875
876enum {
877 MLX5_MAX_DELAY_DROP_TIMEOUT_MS = 100,
878};
879
880struct mlx5_ib_delay_drop {
881 struct mlx5_ib_dev *dev;
882 struct work_struct delay_drop_work;
883
884 struct mutex lock;
885 u32 timeout;
886 bool activate;
887 atomic_t events_cnt;
888 atomic_t rqs_cnt;
889 struct dentry *dir_debugfs;
890};
891
892enum mlx5_ib_stages {
893 MLX5_IB_STAGE_INIT,
894 MLX5_IB_STAGE_FS,
895 MLX5_IB_STAGE_CAPS,
896 MLX5_IB_STAGE_NON_DEFAULT_CB,
897 MLX5_IB_STAGE_ROCE,
898 MLX5_IB_STAGE_QP,
899 MLX5_IB_STAGE_SRQ,
900 MLX5_IB_STAGE_DEVICE_RESOURCES,
901 MLX5_IB_STAGE_DEVICE_NOTIFIER,
902 MLX5_IB_STAGE_ODP,
903 MLX5_IB_STAGE_COUNTERS,
904 MLX5_IB_STAGE_CONG_DEBUGFS,
905 MLX5_IB_STAGE_UAR,
906 MLX5_IB_STAGE_BFREG,
907 MLX5_IB_STAGE_PRE_IB_REG_UMR,
908 MLX5_IB_STAGE_WHITELIST_UID,
909 MLX5_IB_STAGE_IB_REG,
910 MLX5_IB_STAGE_POST_IB_REG_UMR,
911 MLX5_IB_STAGE_DELAY_DROP,
912 MLX5_IB_STAGE_RESTRACK,
913 MLX5_IB_STAGE_MAX,
914};
915
916struct mlx5_ib_stage {
917 int (*init)(struct mlx5_ib_dev *dev);
918 void (*cleanup)(struct mlx5_ib_dev *dev);
919};
920
921#define STAGE_CREATE(_stage, _init, _cleanup) \
922 .stage[_stage] = {.init = _init, .cleanup = _cleanup}
923
924struct mlx5_ib_profile {
925 struct mlx5_ib_stage stage[MLX5_IB_STAGE_MAX];
926};
927
928struct mlx5_ib_multiport_info {
929 struct list_head list;
930 struct mlx5_ib_dev *ibdev;
931 struct mlx5_core_dev *mdev;
932 struct notifier_block mdev_events;
933 struct completion unref_comp;
934 u64 sys_image_guid;
935 u32 mdev_refcnt;
936 bool is_master;
937 bool unaffiliate;
938};
939
940struct mlx5_ib_flow_action {
941 struct ib_flow_action ib_action;
942 union {
943 struct {
944 u64 ib_flags;
945 struct mlx5_accel_esp_xfrm *ctx;
946 } esp_aes_gcm;
947 struct {
948 struct mlx5_ib_dev *dev;
949 u32 sub_type;
950 union {
951 struct mlx5_modify_hdr *modify_hdr;
952 struct mlx5_pkt_reformat *pkt_reformat;
953 };
954 } flow_action_raw;
955 };
956};
957
958struct mlx5_dm {
959 struct mlx5_core_dev *dev;
960
961
962
963
964 spinlock_t lock;
965 DECLARE_BITMAP(memic_alloc_pages, MLX5_MAX_MEMIC_PAGES);
966};
967
968struct mlx5_read_counters_attr {
969 struct mlx5_fc *hw_cntrs_hndl;
970 u64 *out;
971 u32 flags;
972};
973
974enum mlx5_ib_counters_type {
975 MLX5_IB_COUNTERS_FLOW,
976};
977
978struct mlx5_ib_mcounters {
979 struct ib_counters ibcntrs;
980 enum mlx5_ib_counters_type type;
981
982 u32 counters_num;
983 struct mlx5_fc *hw_cntrs_hndl;
984
985 int (*read_counters)(struct ib_device *ibdev,
986 struct mlx5_read_counters_attr *read_attr);
987
988 u32 cntrs_max_index;
989
990 u32 ncounters;
991
992 struct mlx5_ib_flow_counters_desc *counters_data;
993
994 struct mutex mcntrs_mutex;
995};
996
997static inline struct mlx5_ib_mcounters *
998to_mcounters(struct ib_counters *ibcntrs)
999{
1000 return container_of(ibcntrs, struct mlx5_ib_mcounters, ibcntrs);
1001}
1002
1003int parse_flow_flow_action(struct mlx5_ib_flow_action *maction,
1004 bool is_egress,
1005 struct mlx5_flow_act *action);
1006struct mlx5_ib_lb_state {
1007
1008 struct mutex mutex;
1009 u32 user_td;
1010 int qps;
1011 bool enabled;
1012};
1013
1014struct mlx5_ib_pf_eq {
1015 struct notifier_block irq_nb;
1016 struct mlx5_ib_dev *dev;
1017 struct mlx5_eq *core;
1018 struct work_struct work;
1019 spinlock_t lock;
1020 struct workqueue_struct *wq;
1021 mempool_t *pool;
1022};
1023
1024struct mlx5_devx_event_table {
1025 struct mlx5_nb devx_nb;
1026
1027 struct mutex event_xa_lock;
1028 struct xarray event_xa;
1029};
1030
1031struct mlx5_var_table {
1032
1033 struct mutex bitmap_lock;
1034 unsigned long *bitmap;
1035 u64 hw_start_addr;
1036 u32 stride_size;
1037 u64 num_var_hw_entries;
1038};
1039
1040struct mlx5_port_caps {
1041 bool has_smi;
1042 u8 ext_port_cap;
1043};
1044
1045struct mlx5_ib_dev {
1046 struct ib_device ib_dev;
1047 struct mlx5_core_dev *mdev;
1048 struct notifier_block mdev_events;
1049 int num_ports;
1050
1051
1052 struct mutex cap_mask_mutex;
1053 u8 ib_active:1;
1054 u8 is_rep:1;
1055 u8 lag_active:1;
1056 u8 wc_support:1;
1057 u8 fill_delay;
1058 struct umr_common umrc;
1059
1060
1061 struct mlx5_ib_resources devr;
1062
1063 atomic_t mkey_var;
1064 struct mlx5_mr_cache cache;
1065 struct timer_list delay_timer;
1066
1067 struct mutex slow_path_mutex;
1068 struct ib_odp_caps odp_caps;
1069 u64 odp_max_size;
1070 struct mutex odp_eq_mutex;
1071 struct mlx5_ib_pf_eq odp_pf_eq;
1072
1073 struct xarray odp_mkeys;
1074
1075 u32 null_mkey;
1076 struct mlx5_ib_flow_db *flow_db;
1077
1078 spinlock_t reset_flow_resource_lock;
1079 struct list_head qp_list;
1080
1081 struct mlx5_ib_port *port;
1082 struct mlx5_sq_bfreg bfreg;
1083 struct mlx5_sq_bfreg wc_bfreg;
1084 struct mlx5_sq_bfreg fp_bfreg;
1085 struct mlx5_ib_delay_drop delay_drop;
1086 const struct mlx5_ib_profile *profile;
1087
1088 struct mlx5_ib_lb_state lb;
1089 u8 umr_fence;
1090 struct list_head ib_dev_list;
1091 u64 sys_image_guid;
1092 struct mlx5_dm dm;
1093 u16 devx_whitelist_uid;
1094 struct mlx5_srq_table srq_table;
1095 struct mlx5_qp_table qp_table;
1096 struct mlx5_async_ctx async_ctx;
1097 struct mlx5_devx_event_table devx_event_table;
1098 struct mlx5_var_table var_table;
1099
1100 struct xarray sig_mrs;
1101 struct mlx5_port_caps port_caps[MLX5_MAX_PORTS];
1102 u16 pkey_table_len;
1103};
1104
1105static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq)
1106{
1107 return container_of(mcq, struct mlx5_ib_cq, mcq);
1108}
1109
1110static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
1111{
1112 return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd);
1113}
1114
1115static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev)
1116{
1117 return container_of(ibdev, struct mlx5_ib_dev, ib_dev);
1118}
1119
1120static inline struct mlx5_ib_dev *mr_to_mdev(struct mlx5_ib_mr *mr)
1121{
1122 return to_mdev(mr->ibmr.device);
1123}
1124
1125static inline struct mlx5_ib_dev *mlx5_udata_to_mdev(struct ib_udata *udata)
1126{
1127 struct mlx5_ib_ucontext *context = rdma_udata_to_drv_context(
1128 udata, struct mlx5_ib_ucontext, ibucontext);
1129
1130 return to_mdev(context->ibucontext.device);
1131}
1132
1133static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq)
1134{
1135 return container_of(ibcq, struct mlx5_ib_cq, ibcq);
1136}
1137
1138static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp)
1139{
1140 return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp;
1141}
1142
1143static inline struct mlx5_ib_rwq *to_mibrwq(struct mlx5_core_qp *core_qp)
1144{
1145 return container_of(core_qp, struct mlx5_ib_rwq, core_qp);
1146}
1147
1148static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd)
1149{
1150 return container_of(ibpd, struct mlx5_ib_pd, ibpd);
1151}
1152
1153static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq)
1154{
1155 return container_of(ibsrq, struct mlx5_ib_srq, ibsrq);
1156}
1157
1158static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp)
1159{
1160 return container_of(ibqp, struct mlx5_ib_qp, ibqp);
1161}
1162
1163static inline struct mlx5_ib_rwq *to_mrwq(struct ib_wq *ibwq)
1164{
1165 return container_of(ibwq, struct mlx5_ib_rwq, ibwq);
1166}
1167
1168static inline struct mlx5_ib_rwq_ind_table *to_mrwq_ind_table(struct ib_rwq_ind_table *ib_rwq_ind_tbl)
1169{
1170 return container_of(ib_rwq_ind_tbl, struct mlx5_ib_rwq_ind_table, ib_rwq_ind_tbl);
1171}
1172
1173static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq)
1174{
1175 return container_of(msrq, struct mlx5_ib_srq, msrq);
1176}
1177
1178static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr)
1179{
1180 return container_of(ibmr, struct mlx5_ib_mr, ibmr);
1181}
1182
1183static inline struct mlx5_ib_mw *to_mmw(struct ib_mw *ibmw)
1184{
1185 return container_of(ibmw, struct mlx5_ib_mw, ibmw);
1186}
1187
1188static inline struct mlx5_ib_flow_action *
1189to_mflow_act(struct ib_flow_action *ibact)
1190{
1191 return container_of(ibact, struct mlx5_ib_flow_action, ib_action);
1192}
1193
1194static inline struct mlx5_user_mmap_entry *
1195to_mmmap(struct rdma_user_mmap_entry *rdma_entry)
1196{
1197 return container_of(rdma_entry,
1198 struct mlx5_user_mmap_entry, rdma_entry);
1199}
1200
1201int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt,
1202 struct mlx5_db *db);
1203void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db);
1204void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq);
1205void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq);
1206void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index);
1207int mlx5_ib_create_ah(struct ib_ah *ah, struct rdma_ah_init_attr *init_attr,
1208 struct ib_udata *udata);
1209int mlx5_ib_query_ah(struct ib_ah *ibah, struct rdma_ah_attr *ah_attr);
1210static inline int mlx5_ib_destroy_ah(struct ib_ah *ah, u32 flags)
1211{
1212 return 0;
1213}
1214int mlx5_ib_create_srq(struct ib_srq *srq, struct ib_srq_init_attr *init_attr,
1215 struct ib_udata *udata);
1216int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
1217 enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
1218int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr);
1219int mlx5_ib_destroy_srq(struct ib_srq *srq, struct ib_udata *udata);
1220int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, const struct ib_recv_wr *wr,
1221 const struct ib_recv_wr **bad_wr);
1222int mlx5_ib_enable_lb(struct mlx5_ib_dev *dev, bool td, bool qp);
1223void mlx5_ib_disable_lb(struct mlx5_ib_dev *dev, bool td, bool qp);
1224struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd,
1225 struct ib_qp_init_attr *init_attr,
1226 struct ib_udata *udata);
1227int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
1228 int attr_mask, struct ib_udata *udata);
1229int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
1230 struct ib_qp_init_attr *qp_init_attr);
1231int mlx5_ib_destroy_qp(struct ib_qp *qp, struct ib_udata *udata);
1232void mlx5_ib_drain_sq(struct ib_qp *qp);
1233void mlx5_ib_drain_rq(struct ib_qp *qp);
1234int mlx5_ib_read_wqe_sq(struct mlx5_ib_qp *qp, int wqe_index, void *buffer,
1235 size_t buflen, size_t *bc);
1236int mlx5_ib_read_wqe_rq(struct mlx5_ib_qp *qp, int wqe_index, void *buffer,
1237 size_t buflen, size_t *bc);
1238int mlx5_ib_read_wqe_srq(struct mlx5_ib_srq *srq, int wqe_index, void *buffer,
1239 size_t buflen, size_t *bc);
1240int mlx5_ib_create_cq(struct ib_cq *ibcq, const struct ib_cq_init_attr *attr,
1241 struct ib_udata *udata);
1242int mlx5_ib_destroy_cq(struct ib_cq *cq, struct ib_udata *udata);
1243int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
1244int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags);
1245int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
1246int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
1247struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc);
1248struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
1249 u64 virt_addr, int access_flags,
1250 struct ib_udata *udata);
1251struct ib_mr *mlx5_ib_reg_user_mr_dmabuf(struct ib_pd *pd, u64 start,
1252 u64 length, u64 virt_addr,
1253 int fd, int access_flags,
1254 struct ib_udata *udata);
1255int mlx5_ib_advise_mr(struct ib_pd *pd,
1256 enum ib_uverbs_advise_mr_advice advice,
1257 u32 flags,
1258 struct ib_sge *sg_list,
1259 u32 num_sge,
1260 struct uverbs_attr_bundle *attrs);
1261int mlx5_ib_alloc_mw(struct ib_mw *mw, struct ib_udata *udata);
1262int mlx5_ib_dealloc_mw(struct ib_mw *mw);
1263int mlx5_ib_update_xlt(struct mlx5_ib_mr *mr, u64 idx, int npages,
1264 int page_shift, int flags);
1265int mlx5_ib_update_mr_pas(struct mlx5_ib_mr *mr, unsigned int flags);
1266struct mlx5_ib_mr *mlx5_ib_alloc_implicit_mr(struct mlx5_ib_pd *pd,
1267 int access_flags);
1268void mlx5_ib_free_implicit_mr(struct mlx5_ib_mr *mr);
1269void mlx5_ib_free_odp_mr(struct mlx5_ib_mr *mr);
1270struct ib_mr *mlx5_ib_rereg_user_mr(struct ib_mr *ib_mr, int flags, u64 start,
1271 u64 length, u64 virt_addr, int access_flags,
1272 struct ib_pd *pd, struct ib_udata *udata);
1273int mlx5_ib_dereg_mr(struct ib_mr *ibmr, struct ib_udata *udata);
1274struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd, enum ib_mr_type mr_type,
1275 u32 max_num_sg);
1276struct ib_mr *mlx5_ib_alloc_mr_integrity(struct ib_pd *pd,
1277 u32 max_num_sg,
1278 u32 max_num_meta_sg);
1279int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents,
1280 unsigned int *sg_offset);
1281int mlx5_ib_map_mr_sg_pi(struct ib_mr *ibmr, struct scatterlist *data_sg,
1282 int data_sg_nents, unsigned int *data_sg_offset,
1283 struct scatterlist *meta_sg, int meta_sg_nents,
1284 unsigned int *meta_sg_offset);
1285int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u32 port_num,
1286 const struct ib_wc *in_wc, const struct ib_grh *in_grh,
1287 const struct ib_mad *in, struct ib_mad *out,
1288 size_t *out_mad_size, u16 *out_mad_pkey_index);
1289int mlx5_ib_alloc_xrcd(struct ib_xrcd *xrcd, struct ib_udata *udata);
1290int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd, struct ib_udata *udata);
1291int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, unsigned int port);
1292int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev,
1293 __be64 *sys_image_guid);
1294int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev,
1295 u16 *max_pkeys);
1296int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev,
1297 u32 *vendor_id);
1298int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc);
1299int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid);
1300int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u32 port, u16 index,
1301 u16 *pkey);
1302int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u32 port, int index,
1303 union ib_gid *gid);
1304int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u32 port,
1305 struct ib_port_attr *props);
1306int mlx5_ib_query_port(struct ib_device *ibdev, u32 port,
1307 struct ib_port_attr *props);
1308void mlx5_ib_populate_pas(struct ib_umem *umem, size_t page_size, __be64 *pas,
1309 u64 access_flags);
1310void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num);
1311int mlx5_ib_get_cqe_size(struct ib_cq *ibcq);
1312int mlx5_mr_cache_init(struct mlx5_ib_dev *dev);
1313int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev);
1314
1315struct mlx5_ib_mr *mlx5_mr_cache_alloc(struct mlx5_ib_dev *dev,
1316 unsigned int entry, int access_flags);
1317
1318int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask,
1319 struct ib_mr_status *mr_status);
1320struct ib_wq *mlx5_ib_create_wq(struct ib_pd *pd,
1321 struct ib_wq_init_attr *init_attr,
1322 struct ib_udata *udata);
1323int mlx5_ib_destroy_wq(struct ib_wq *wq, struct ib_udata *udata);
1324int mlx5_ib_modify_wq(struct ib_wq *wq, struct ib_wq_attr *wq_attr,
1325 u32 wq_attr_mask, struct ib_udata *udata);
1326int mlx5_ib_create_rwq_ind_table(struct ib_rwq_ind_table *ib_rwq_ind_table,
1327 struct ib_rwq_ind_table_init_attr *init_attr,
1328 struct ib_udata *udata);
1329int mlx5_ib_destroy_rwq_ind_table(struct ib_rwq_ind_table *wq_ind_table);
1330struct ib_mr *mlx5_ib_reg_dm_mr(struct ib_pd *pd, struct ib_dm *dm,
1331 struct ib_dm_mr_attr *attr,
1332 struct uverbs_attr_bundle *attrs);
1333
1334#ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING
1335int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev);
1336int mlx5r_odp_create_eq(struct mlx5_ib_dev *dev, struct mlx5_ib_pf_eq *eq);
1337void mlx5_ib_odp_cleanup_one(struct mlx5_ib_dev *ibdev);
1338int __init mlx5_ib_odp_init(void);
1339void mlx5_ib_odp_cleanup(void);
1340void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent);
1341void mlx5_odp_populate_xlt(void *xlt, size_t idx, size_t nentries,
1342 struct mlx5_ib_mr *mr, int flags);
1343
1344int mlx5_ib_advise_mr_prefetch(struct ib_pd *pd,
1345 enum ib_uverbs_advise_mr_advice advice,
1346 u32 flags, struct ib_sge *sg_list, u32 num_sge);
1347int mlx5_ib_init_odp_mr(struct mlx5_ib_mr *mr);
1348int mlx5_ib_init_dmabuf_mr(struct mlx5_ib_mr *mr);
1349#else
1350static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; }
1351static inline int mlx5r_odp_create_eq(struct mlx5_ib_dev *dev,
1352 struct mlx5_ib_pf_eq *eq)
1353{
1354 return 0;
1355}
1356static inline void mlx5_ib_odp_cleanup_one(struct mlx5_ib_dev *ibdev) {}
1357static inline int mlx5_ib_odp_init(void) { return 0; }
1358static inline void mlx5_ib_odp_cleanup(void) {}
1359static inline void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent) {}
1360static inline void mlx5_odp_populate_xlt(void *xlt, size_t idx, size_t nentries,
1361 struct mlx5_ib_mr *mr, int flags) {}
1362
1363static inline int
1364mlx5_ib_advise_mr_prefetch(struct ib_pd *pd,
1365 enum ib_uverbs_advise_mr_advice advice, u32 flags,
1366 struct ib_sge *sg_list, u32 num_sge)
1367{
1368 return -EOPNOTSUPP;
1369}
1370static inline int mlx5_ib_init_odp_mr(struct mlx5_ib_mr *mr)
1371{
1372 return -EOPNOTSUPP;
1373}
1374static inline int mlx5_ib_init_dmabuf_mr(struct mlx5_ib_mr *mr)
1375{
1376 return -EOPNOTSUPP;
1377}
1378#endif
1379
1380extern const struct mmu_interval_notifier_ops mlx5_mn_ops;
1381
1382
1383void __mlx5_ib_remove(struct mlx5_ib_dev *dev,
1384 const struct mlx5_ib_profile *profile,
1385 int stage);
1386int __mlx5_ib_add(struct mlx5_ib_dev *dev,
1387 const struct mlx5_ib_profile *profile);
1388
1389int mlx5_ib_get_vf_config(struct ib_device *device, int vf,
1390 u32 port, struct ifla_vf_info *info);
1391int mlx5_ib_set_vf_link_state(struct ib_device *device, int vf,
1392 u32 port, int state);
1393int mlx5_ib_get_vf_stats(struct ib_device *device, int vf,
1394 u32 port, struct ifla_vf_stats *stats);
1395int mlx5_ib_get_vf_guid(struct ib_device *device, int vf, u32 port,
1396 struct ifla_vf_guid *node_guid,
1397 struct ifla_vf_guid *port_guid);
1398int mlx5_ib_set_vf_guid(struct ib_device *device, int vf, u32 port,
1399 u64 guid, int type);
1400
1401__be16 mlx5_get_roce_udp_sport_min(const struct mlx5_ib_dev *dev,
1402 const struct ib_gid_attr *attr);
1403
1404void mlx5_ib_cleanup_cong_debugfs(struct mlx5_ib_dev *dev, u32 port_num);
1405void mlx5_ib_init_cong_debugfs(struct mlx5_ib_dev *dev, u32 port_num);
1406
1407
1408int mlx5_ib_create_gsi(struct ib_pd *pd, struct mlx5_ib_qp *mqp,
1409 struct ib_qp_init_attr *attr);
1410int mlx5_ib_destroy_gsi(struct mlx5_ib_qp *mqp);
1411int mlx5_ib_gsi_modify_qp(struct ib_qp *qp, struct ib_qp_attr *attr,
1412 int attr_mask);
1413int mlx5_ib_gsi_query_qp(struct ib_qp *qp, struct ib_qp_attr *qp_attr,
1414 int qp_attr_mask,
1415 struct ib_qp_init_attr *qp_init_attr);
1416int mlx5_ib_gsi_post_send(struct ib_qp *qp, const struct ib_send_wr *wr,
1417 const struct ib_send_wr **bad_wr);
1418int mlx5_ib_gsi_post_recv(struct ib_qp *qp, const struct ib_recv_wr *wr,
1419 const struct ib_recv_wr **bad_wr);
1420void mlx5_ib_gsi_pkey_change(struct mlx5_ib_gsi_qp *gsi);
1421
1422int mlx5_ib_generate_wc(struct ib_cq *ibcq, struct ib_wc *wc);
1423
1424void mlx5_ib_free_bfreg(struct mlx5_ib_dev *dev, struct mlx5_bfreg_info *bfregi,
1425 int bfregn);
1426struct mlx5_ib_dev *mlx5_ib_get_ibdev_from_mpi(struct mlx5_ib_multiport_info *mpi);
1427struct mlx5_core_dev *mlx5_ib_get_native_port_mdev(struct mlx5_ib_dev *dev,
1428 u32 ib_port_num,
1429 u32 *native_port_num);
1430void mlx5_ib_put_native_port_mdev(struct mlx5_ib_dev *dev,
1431 u32 port_num);
1432
1433extern const struct uapi_definition mlx5_ib_devx_defs[];
1434extern const struct uapi_definition mlx5_ib_flow_defs[];
1435extern const struct uapi_definition mlx5_ib_qos_defs[];
1436extern const struct uapi_definition mlx5_ib_std_types_defs[];
1437
1438static inline void init_query_mad(struct ib_smp *mad)
1439{
1440 mad->base_version = 1;
1441 mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED;
1442 mad->class_version = 1;
1443 mad->method = IB_MGMT_METHOD_GET;
1444}
1445
1446static inline int is_qp1(enum ib_qp_type qp_type)
1447{
1448 return qp_type == MLX5_IB_QPT_HW_GSI || qp_type == IB_QPT_GSI;
1449}
1450
1451#define MLX5_MAX_UMR_SHIFT 16
1452#define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT)
1453
1454static inline u32 check_cq_create_flags(u32 flags)
1455{
1456
1457
1458
1459
1460 return (flags & ~(IB_UVERBS_CQ_FLAGS_IGNORE_OVERRUN |
1461 IB_UVERBS_CQ_FLAGS_TIMESTAMP_COMPLETION));
1462}
1463
1464static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx,
1465 u32 *user_index)
1466{
1467 if (cqe_version) {
1468 if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) ||
1469 (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK))
1470 return -EINVAL;
1471 *user_index = cmd_uidx;
1472 } else {
1473 *user_index = MLX5_IB_DEFAULT_UIDX;
1474 }
1475
1476 return 0;
1477}
1478
1479static inline int get_qp_user_index(struct mlx5_ib_ucontext *ucontext,
1480 struct mlx5_ib_create_qp *ucmd,
1481 int inlen,
1482 u32 *user_index)
1483{
1484 u8 cqe_version = ucontext->cqe_version;
1485
1486 if ((offsetofend(typeof(*ucmd), uidx) <= inlen) && !cqe_version &&
1487 (ucmd->uidx == MLX5_IB_DEFAULT_UIDX))
1488 return 0;
1489
1490 if ((offsetofend(typeof(*ucmd), uidx) <= inlen) != !!cqe_version)
1491 return -EINVAL;
1492
1493 return verify_assign_uidx(cqe_version, ucmd->uidx, user_index);
1494}
1495
1496static inline int get_srq_user_index(struct mlx5_ib_ucontext *ucontext,
1497 struct mlx5_ib_create_srq *ucmd,
1498 int inlen,
1499 u32 *user_index)
1500{
1501 u8 cqe_version = ucontext->cqe_version;
1502
1503 if ((offsetofend(typeof(*ucmd), uidx) <= inlen) && !cqe_version &&
1504 (ucmd->uidx == MLX5_IB_DEFAULT_UIDX))
1505 return 0;
1506
1507 if ((offsetofend(typeof(*ucmd), uidx) <= inlen) != !!cqe_version)
1508 return -EINVAL;
1509
1510 return verify_assign_uidx(cqe_version, ucmd->uidx, user_index);
1511}
1512
1513static inline int get_uars_per_sys_page(struct mlx5_ib_dev *dev, bool lib_support)
1514{
1515 return lib_support && MLX5_CAP_GEN(dev->mdev, uar_4k) ?
1516 MLX5_UARS_IN_PAGE : 1;
1517}
1518
1519static inline int get_num_static_uars(struct mlx5_ib_dev *dev,
1520 struct mlx5_bfreg_info *bfregi)
1521{
1522 return get_uars_per_sys_page(dev, bfregi->lib_uar_4k) * bfregi->num_static_sys_pages;
1523}
1524
1525extern void *xlt_emergency_page;
1526
1527int bfregn_to_uar_index(struct mlx5_ib_dev *dev,
1528 struct mlx5_bfreg_info *bfregi, u32 bfregn,
1529 bool dyn_bfreg);
1530
1531static inline bool mlx5_ib_can_load_pas_with_umr(struct mlx5_ib_dev *dev,
1532 size_t length)
1533{
1534
1535
1536
1537
1538
1539
1540
1541
1542 if (MLX5_CAP_GEN(dev->mdev, umr_modify_entity_size_disabled))
1543 return false;
1544
1545
1546
1547
1548
1549 if (!MLX5_CAP_GEN(dev->mdev, umr_extended_translation_offset) &&
1550 length >= MLX5_MAX_UMR_PAGES * PAGE_SIZE)
1551 return false;
1552 return true;
1553}
1554
1555
1556
1557
1558
1559
1560static inline bool mlx5_ib_can_reconfig_with_umr(struct mlx5_ib_dev *dev,
1561 unsigned int current_access_flags,
1562 unsigned int target_access_flags)
1563{
1564 unsigned int diffs = current_access_flags ^ target_access_flags;
1565
1566 if ((diffs & IB_ACCESS_REMOTE_ATOMIC) &&
1567 MLX5_CAP_GEN(dev->mdev, atomic) &&
1568 MLX5_CAP_GEN(dev->mdev, umr_modify_atomic_disabled))
1569 return false;
1570
1571 if ((diffs & IB_ACCESS_RELAXED_ORDERING) &&
1572 MLX5_CAP_GEN(dev->mdev, relaxed_ordering_write) &&
1573 !MLX5_CAP_GEN(dev->mdev, relaxed_ordering_write_umr))
1574 return false;
1575
1576 if ((diffs & IB_ACCESS_RELAXED_ORDERING) &&
1577 MLX5_CAP_GEN(dev->mdev, relaxed_ordering_read) &&
1578 !MLX5_CAP_GEN(dev->mdev, relaxed_ordering_read_umr))
1579 return false;
1580
1581 return true;
1582}
1583
1584static inline int mlx5r_store_odp_mkey(struct mlx5_ib_dev *dev,
1585 struct mlx5_core_mkey *mmkey)
1586{
1587 refcount_set(&mmkey->usecount, 1);
1588
1589 return xa_err(xa_store(&dev->odp_mkeys, mlx5_base_mkey(mmkey->key),
1590 mmkey, GFP_KERNEL));
1591}
1592
1593
1594static inline void mlx5r_deref_odp_mkey(struct mlx5_core_mkey *mmkey)
1595{
1596 if (refcount_dec_and_test(&mmkey->usecount))
1597 wake_up(&mmkey->wait);
1598}
1599
1600
1601static inline void mlx5r_deref_wait_odp_mkey(struct mlx5_core_mkey *mmkey)
1602{
1603 mlx5r_deref_odp_mkey(mmkey);
1604 wait_event(mmkey->wait, refcount_read(&mmkey->usecount) == 0);
1605}
1606
1607int mlx5_ib_test_wc(struct mlx5_ib_dev *dev);
1608
1609static inline bool mlx5_ib_lag_should_assign_affinity(struct mlx5_ib_dev *dev)
1610{
1611 return dev->lag_active ||
1612 (MLX5_CAP_GEN(dev->mdev, num_lag_ports) > 1 &&
1613 MLX5_CAP_GEN(dev->mdev, lag_tx_port_affinity));
1614}
1615
1616static inline bool rt_supported(int ts_cap)
1617{
1618 return ts_cap == MLX5_TIMESTAMP_FORMAT_CAP_REAL_TIME ||
1619 ts_cap == MLX5_TIMESTAMP_FORMAT_CAP_FREE_RUNNING_AND_REAL_TIME;
1620}
1621#endif
1622