1/* SPDX-License-Identifier: GPL-2.0-only */ 2/* 3 * Common address map definitions 4 */ 5 6#ifndef __ASM_MACH_ADDR_MAP_H 7#define __ASM_MACH_ADDR_MAP_H 8 9/* APB - Application Subsystem Peripheral Bus 10 * 11 * NOTE: the DMA controller registers are actually on the AXI fabric #1 12 * slave port to AHB/APB bridge, due to its close relationship to those 13 * peripherals on APB, let's count it into the ABP mapping area. 14 */ 15#define APB_PHYS_BASE 0xd4000000 16#define APB_VIRT_BASE IOMEM(0xfe000000) 17#define APB_PHYS_SIZE 0x00200000 18 19#define AXI_PHYS_BASE 0xd4200000 20#define AXI_VIRT_BASE IOMEM(0xfe200000) 21#define AXI_PHYS_SIZE 0x00200000 22 23#define PGU_PHYS_BASE 0xe0000000 24#define PGU_VIRT_BASE IOMEM(0xfe400000) 25#define PGU_PHYS_SIZE 0x00100000 26 27/* Static Memory Controller - Chip Select 0 and 1 */ 28#define SMC_CS0_PHYS_BASE 0x80000000 29#define SMC_CS0_PHYS_SIZE 0x10000000 30#define SMC_CS1_PHYS_BASE 0x90000000 31#define SMC_CS1_PHYS_SIZE 0x10000000 32 33#define APMU_VIRT_BASE (AXI_VIRT_BASE + 0x82800) 34#define APMU_REG(x) (APMU_VIRT_BASE + (x)) 35 36#define APBC_VIRT_BASE (APB_VIRT_BASE + 0x015000) 37#define APBC_REG(x) (APBC_VIRT_BASE + (x)) 38 39#define MPMU_VIRT_BASE (APB_VIRT_BASE + 0x50000) 40#define MPMU_REG(x) (MPMU_VIRT_BASE + (x)) 41 42#define CIU_VIRT_BASE (AXI_VIRT_BASE + 0x82c00) 43#define CIU_REG(x) (CIU_VIRT_BASE + (x)) 44 45#define SCU_VIRT_BASE (PGU_VIRT_BASE) 46#define SCU_REG(x) (SCU_VIRT_BASE + (x)) 47 48#endif /* __ASM_MACH_ADDR_MAP_H */ 49