1
2
3
4
5
6
7
8
9
10
11#ifndef _ASM_X86_UV_UV_IRQ_H
12#define _ASM_X86_UV_UV_IRQ_H
13
14
15struct uv_IO_APIC_route_entry {
16 __u64 vector : 8,
17 delivery_mode : 3,
18 dest_mode : 1,
19 delivery_status : 1,
20 polarity : 1,
21 __reserved_1 : 1,
22 trigger : 1,
23 mask : 1,
24 __reserved_2 : 15,
25 dest : 32;
26};
27
28enum {
29 UV_AFFINITY_ALL,
30 UV_AFFINITY_NODE,
31 UV_AFFINITY_CPU
32};
33
34extern int uv_irq_2_mmr_info(int, unsigned long *, int *);
35extern int uv_setup_irq(char *, int, int, unsigned long, int);
36extern void uv_teardown_irq(unsigned int);
37
38#endif
39