1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#include <drm/radeon_drm.h>
30#include "radeon.h"
31#include "radeon_trace.h"
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60static unsigned radeon_vm_num_pdes(struct radeon_device *rdev)
61{
62 return rdev->vm_manager.max_pfn >> radeon_vm_block_size;
63}
64
65
66
67
68
69
70
71
72static unsigned radeon_vm_directory_size(struct radeon_device *rdev)
73{
74 return RADEON_GPU_PAGE_ALIGN(radeon_vm_num_pdes(rdev) * 8);
75}
76
77
78
79
80
81
82
83
84
85int radeon_vm_manager_init(struct radeon_device *rdev)
86{
87 int r;
88
89 if (!rdev->vm_manager.enabled) {
90 r = radeon_asic_vm_init(rdev);
91 if (r)
92 return r;
93
94 rdev->vm_manager.enabled = true;
95 }
96 return 0;
97}
98
99
100
101
102
103
104
105
106void radeon_vm_manager_fini(struct radeon_device *rdev)
107{
108 int i;
109
110 if (!rdev->vm_manager.enabled)
111 return;
112
113 for (i = 0; i < RADEON_NUM_VM; ++i)
114 radeon_fence_unref(&rdev->vm_manager.active[i]);
115 radeon_asic_vm_fini(rdev);
116 rdev->vm_manager.enabled = false;
117}
118
119
120
121
122
123
124
125
126
127
128
129struct radeon_bo_list *radeon_vm_get_bos(struct radeon_device *rdev,
130 struct radeon_vm *vm,
131 struct list_head *head)
132{
133 struct radeon_bo_list *list;
134 unsigned i, idx;
135
136 list = kvmalloc_array(vm->max_pde_used + 2,
137 sizeof(struct radeon_bo_list), GFP_KERNEL);
138 if (!list)
139 return NULL;
140
141
142 list[0].robj = vm->page_directory;
143 list[0].preferred_domains = RADEON_GEM_DOMAIN_VRAM;
144 list[0].allowed_domains = RADEON_GEM_DOMAIN_VRAM;
145 list[0].tv.bo = &vm->page_directory->tbo;
146 list[0].tv.num_shared = 1;
147 list[0].tiling_flags = 0;
148 list_add(&list[0].tv.head, head);
149
150 for (i = 0, idx = 1; i <= vm->max_pde_used; i++) {
151 if (!vm->page_tables[i].bo)
152 continue;
153
154 list[idx].robj = vm->page_tables[i].bo;
155 list[idx].preferred_domains = RADEON_GEM_DOMAIN_VRAM;
156 list[idx].allowed_domains = RADEON_GEM_DOMAIN_VRAM;
157 list[idx].tv.bo = &list[idx].robj->tbo;
158 list[idx].tv.num_shared = 1;
159 list[idx].tiling_flags = 0;
160 list_add(&list[idx++].tv.head, head);
161 }
162
163 return list;
164}
165
166
167
168
169
170
171
172
173
174
175
176
177
178struct radeon_fence *radeon_vm_grab_id(struct radeon_device *rdev,
179 struct radeon_vm *vm, int ring)
180{
181 struct radeon_fence *best[RADEON_NUM_RINGS] = {};
182 struct radeon_vm_id *vm_id = &vm->ids[ring];
183
184 unsigned choices[2] = {};
185 unsigned i;
186
187
188 if (vm_id->id && vm_id->last_id_use &&
189 vm_id->last_id_use == rdev->vm_manager.active[vm_id->id])
190 return NULL;
191
192
193 vm_id->pd_gpu_addr = ~0ll;
194
195
196 for (i = 1; i < rdev->vm_manager.nvm; ++i) {
197 struct radeon_fence *fence = rdev->vm_manager.active[i];
198
199 if (fence == NULL) {
200
201 vm_id->id = i;
202 trace_radeon_vm_grab_id(i, ring);
203 return NULL;
204 }
205
206 if (radeon_fence_is_earlier(fence, best[fence->ring])) {
207 best[fence->ring] = fence;
208 choices[fence->ring == ring ? 0 : 1] = i;
209 }
210 }
211
212 for (i = 0; i < 2; ++i) {
213 if (choices[i]) {
214 vm_id->id = choices[i];
215 trace_radeon_vm_grab_id(choices[i], ring);
216 return rdev->vm_manager.active[choices[i]];
217 }
218 }
219
220
221 BUG();
222 return NULL;
223}
224
225
226
227
228
229
230
231
232
233
234
235
236
237void radeon_vm_flush(struct radeon_device *rdev,
238 struct radeon_vm *vm,
239 int ring, struct radeon_fence *updates)
240{
241 uint64_t pd_addr = radeon_bo_gpu_offset(vm->page_directory);
242 struct radeon_vm_id *vm_id = &vm->ids[ring];
243
244 if (pd_addr != vm_id->pd_gpu_addr || !vm_id->flushed_updates ||
245 radeon_fence_is_earlier(vm_id->flushed_updates, updates)) {
246
247 trace_radeon_vm_flush(pd_addr, ring, vm->ids[ring].id);
248 radeon_fence_unref(&vm_id->flushed_updates);
249 vm_id->flushed_updates = radeon_fence_ref(updates);
250 vm_id->pd_gpu_addr = pd_addr;
251 radeon_ring_vm_flush(rdev, &rdev->ring[ring],
252 vm_id->id, vm_id->pd_gpu_addr);
253
254 }
255}
256
257
258
259
260
261
262
263
264
265
266
267
268
269void radeon_vm_fence(struct radeon_device *rdev,
270 struct radeon_vm *vm,
271 struct radeon_fence *fence)
272{
273 unsigned vm_id = vm->ids[fence->ring].id;
274
275 radeon_fence_unref(&rdev->vm_manager.active[vm_id]);
276 rdev->vm_manager.active[vm_id] = radeon_fence_ref(fence);
277
278 radeon_fence_unref(&vm->ids[fence->ring].last_id_use);
279 vm->ids[fence->ring].last_id_use = radeon_fence_ref(fence);
280}
281
282
283
284
285
286
287
288
289
290
291
292
293
294struct radeon_bo_va *radeon_vm_bo_find(struct radeon_vm *vm,
295 struct radeon_bo *bo)
296{
297 struct radeon_bo_va *bo_va;
298
299 list_for_each_entry(bo_va, &bo->va, bo_list) {
300 if (bo_va->vm == vm)
301 return bo_va;
302
303 }
304 return NULL;
305}
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320struct radeon_bo_va *radeon_vm_bo_add(struct radeon_device *rdev,
321 struct radeon_vm *vm,
322 struct radeon_bo *bo)
323{
324 struct radeon_bo_va *bo_va;
325
326 bo_va = kzalloc(sizeof(struct radeon_bo_va), GFP_KERNEL);
327 if (bo_va == NULL)
328 return NULL;
329
330 bo_va->vm = vm;
331 bo_va->bo = bo;
332 bo_va->it.start = 0;
333 bo_va->it.last = 0;
334 bo_va->flags = 0;
335 bo_va->ref_count = 1;
336 INIT_LIST_HEAD(&bo_va->bo_list);
337 INIT_LIST_HEAD(&bo_va->vm_status);
338
339 mutex_lock(&vm->mutex);
340 list_add_tail(&bo_va->bo_list, &bo->va);
341 mutex_unlock(&vm->mutex);
342
343 return bo_va;
344}
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360static void radeon_vm_set_pages(struct radeon_device *rdev,
361 struct radeon_ib *ib,
362 uint64_t pe,
363 uint64_t addr, unsigned count,
364 uint32_t incr, uint32_t flags)
365{
366 trace_radeon_vm_set_page(pe, addr, count, incr, flags);
367
368 if ((flags & R600_PTE_GART_MASK) == R600_PTE_GART_MASK) {
369 uint64_t src = rdev->gart.table_addr + (addr >> 12) * 8;
370 radeon_asic_vm_copy_pages(rdev, ib, pe, src, count);
371
372 } else if ((flags & R600_PTE_SYSTEM) || (count < 3)) {
373 radeon_asic_vm_write_pages(rdev, ib, pe, addr,
374 count, incr, flags);
375
376 } else {
377 radeon_asic_vm_set_pages(rdev, ib, pe, addr,
378 count, incr, flags);
379 }
380}
381
382
383
384
385
386
387
388static int radeon_vm_clear_bo(struct radeon_device *rdev,
389 struct radeon_bo *bo)
390{
391 struct ttm_operation_ctx ctx = { true, false };
392 struct radeon_ib ib;
393 unsigned entries;
394 uint64_t addr;
395 int r;
396
397 r = radeon_bo_reserve(bo, false);
398 if (r)
399 return r;
400
401 r = ttm_bo_validate(&bo->tbo, &bo->placement, &ctx);
402 if (r)
403 goto error_unreserve;
404
405 addr = radeon_bo_gpu_offset(bo);
406 entries = radeon_bo_size(bo) / 8;
407
408 r = radeon_ib_get(rdev, R600_RING_TYPE_DMA_INDEX, &ib, NULL, 256);
409 if (r)
410 goto error_unreserve;
411
412 ib.length_dw = 0;
413
414 radeon_vm_set_pages(rdev, &ib, addr, 0, entries, 0, 0);
415 radeon_asic_vm_pad_ib(rdev, &ib);
416 WARN_ON(ib.length_dw > 64);
417
418 r = radeon_ib_schedule(rdev, &ib, NULL, false);
419 if (r)
420 goto error_free;
421
422 ib.fence->is_vm_update = true;
423 radeon_bo_fence(bo, ib.fence, false);
424
425error_free:
426 radeon_ib_free(rdev, &ib);
427
428error_unreserve:
429 radeon_bo_unreserve(bo);
430 return r;
431}
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447int radeon_vm_bo_set_addr(struct radeon_device *rdev,
448 struct radeon_bo_va *bo_va,
449 uint64_t soffset,
450 uint32_t flags)
451{
452 uint64_t size = radeon_bo_size(bo_va->bo);
453 struct radeon_vm *vm = bo_va->vm;
454 unsigned last_pfn, pt_idx;
455 uint64_t eoffset;
456 int r;
457
458 if (soffset) {
459
460 eoffset = soffset + size - 1;
461 if (soffset >= eoffset) {
462 r = -EINVAL;
463 goto error_unreserve;
464 }
465
466 last_pfn = eoffset / RADEON_GPU_PAGE_SIZE;
467 if (last_pfn >= rdev->vm_manager.max_pfn) {
468 dev_err(rdev->dev, "va above limit (0x%08X >= 0x%08X)\n",
469 last_pfn, rdev->vm_manager.max_pfn);
470 r = -EINVAL;
471 goto error_unreserve;
472 }
473
474 } else {
475 eoffset = last_pfn = 0;
476 }
477
478 mutex_lock(&vm->mutex);
479 soffset /= RADEON_GPU_PAGE_SIZE;
480 eoffset /= RADEON_GPU_PAGE_SIZE;
481 if (soffset || eoffset) {
482 struct interval_tree_node *it;
483 it = interval_tree_iter_first(&vm->va, soffset, eoffset);
484 if (it && it != &bo_va->it) {
485 struct radeon_bo_va *tmp;
486 tmp = container_of(it, struct radeon_bo_va, it);
487
488 dev_err(rdev->dev, "bo %p va 0x%010Lx conflict with "
489 "(bo %p 0x%010lx 0x%010lx)\n", bo_va->bo,
490 soffset, tmp->bo, tmp->it.start, tmp->it.last);
491 mutex_unlock(&vm->mutex);
492 r = -EINVAL;
493 goto error_unreserve;
494 }
495 }
496
497 if (bo_va->it.start || bo_va->it.last) {
498
499 struct radeon_bo_va *tmp;
500 tmp = kzalloc(sizeof(struct radeon_bo_va), GFP_KERNEL);
501 if (!tmp) {
502 mutex_unlock(&vm->mutex);
503 r = -ENOMEM;
504 goto error_unreserve;
505 }
506 tmp->it.start = bo_va->it.start;
507 tmp->it.last = bo_va->it.last;
508 tmp->vm = vm;
509 tmp->bo = radeon_bo_ref(bo_va->bo);
510
511 interval_tree_remove(&bo_va->it, &vm->va);
512 spin_lock(&vm->status_lock);
513 bo_va->it.start = 0;
514 bo_va->it.last = 0;
515 list_del_init(&bo_va->vm_status);
516 list_add(&tmp->vm_status, &vm->freed);
517 spin_unlock(&vm->status_lock);
518 }
519
520 if (soffset || eoffset) {
521 spin_lock(&vm->status_lock);
522 bo_va->it.start = soffset;
523 bo_va->it.last = eoffset;
524 list_add(&bo_va->vm_status, &vm->cleared);
525 spin_unlock(&vm->status_lock);
526 interval_tree_insert(&bo_va->it, &vm->va);
527 }
528
529 bo_va->flags = flags;
530
531 soffset >>= radeon_vm_block_size;
532 eoffset >>= radeon_vm_block_size;
533
534 BUG_ON(eoffset >= radeon_vm_num_pdes(rdev));
535
536 if (eoffset > vm->max_pde_used)
537 vm->max_pde_used = eoffset;
538
539 radeon_bo_unreserve(bo_va->bo);
540
541
542 for (pt_idx = soffset; pt_idx <= eoffset; ++pt_idx) {
543 struct radeon_bo *pt;
544
545 if (vm->page_tables[pt_idx].bo)
546 continue;
547
548
549 mutex_unlock(&vm->mutex);
550
551 r = radeon_bo_create(rdev, RADEON_VM_PTE_COUNT * 8,
552 RADEON_GPU_PAGE_SIZE, true,
553 RADEON_GEM_DOMAIN_VRAM, 0,
554 NULL, NULL, &pt);
555 if (r)
556 return r;
557
558 r = radeon_vm_clear_bo(rdev, pt);
559 if (r) {
560 radeon_bo_unref(&pt);
561 return r;
562 }
563
564
565 mutex_lock(&vm->mutex);
566 if (vm->page_tables[pt_idx].bo) {
567
568 mutex_unlock(&vm->mutex);
569 radeon_bo_unref(&pt);
570 mutex_lock(&vm->mutex);
571 continue;
572 }
573
574 vm->page_tables[pt_idx].addr = 0;
575 vm->page_tables[pt_idx].bo = pt;
576 }
577
578 mutex_unlock(&vm->mutex);
579 return 0;
580
581error_unreserve:
582 radeon_bo_unreserve(bo_va->bo);
583 return r;
584}
585
586
587
588
589
590
591
592
593
594
595
596uint64_t radeon_vm_map_gart(struct radeon_device *rdev, uint64_t addr)
597{
598 uint64_t result;
599
600
601 result = rdev->gart.pages_entry[addr >> RADEON_GPU_PAGE_SHIFT];
602 result &= ~RADEON_GPU_PAGE_MASK;
603
604 return result;
605}
606
607
608
609
610
611
612
613
614static uint32_t radeon_vm_page_flags(uint32_t flags)
615{
616 uint32_t hw_flags = 0;
617
618 hw_flags |= (flags & RADEON_VM_PAGE_VALID) ? R600_PTE_VALID : 0;
619 hw_flags |= (flags & RADEON_VM_PAGE_READABLE) ? R600_PTE_READABLE : 0;
620 hw_flags |= (flags & RADEON_VM_PAGE_WRITEABLE) ? R600_PTE_WRITEABLE : 0;
621 if (flags & RADEON_VM_PAGE_SYSTEM) {
622 hw_flags |= R600_PTE_SYSTEM;
623 hw_flags |= (flags & RADEON_VM_PAGE_SNOOPED) ? R600_PTE_SNOOPED : 0;
624 }
625 return hw_flags;
626}
627
628
629
630
631
632
633
634
635
636
637
638
639
640int radeon_vm_update_page_directory(struct radeon_device *rdev,
641 struct radeon_vm *vm)
642{
643 struct radeon_bo *pd = vm->page_directory;
644 uint64_t pd_addr = radeon_bo_gpu_offset(pd);
645 uint32_t incr = RADEON_VM_PTE_COUNT * 8;
646 uint64_t last_pde = ~0, last_pt = ~0;
647 unsigned count = 0, pt_idx, ndw;
648 struct radeon_ib ib;
649 int r;
650
651
652 ndw = 64;
653
654
655 ndw += vm->max_pde_used * 6;
656
657
658 if (ndw > 0xfffff)
659 return -ENOMEM;
660
661 r = radeon_ib_get(rdev, R600_RING_TYPE_DMA_INDEX, &ib, NULL, ndw * 4);
662 if (r)
663 return r;
664 ib.length_dw = 0;
665
666
667 for (pt_idx = 0; pt_idx <= vm->max_pde_used; ++pt_idx) {
668 struct radeon_bo *bo = vm->page_tables[pt_idx].bo;
669 uint64_t pde, pt;
670
671 if (bo == NULL)
672 continue;
673
674 pt = radeon_bo_gpu_offset(bo);
675 if (vm->page_tables[pt_idx].addr == pt)
676 continue;
677 vm->page_tables[pt_idx].addr = pt;
678
679 pde = pd_addr + pt_idx * 8;
680 if (((last_pde + 8 * count) != pde) ||
681 ((last_pt + incr * count) != pt)) {
682
683 if (count) {
684 radeon_vm_set_pages(rdev, &ib, last_pde,
685 last_pt, count, incr,
686 R600_PTE_VALID);
687 }
688
689 count = 1;
690 last_pde = pde;
691 last_pt = pt;
692 } else {
693 ++count;
694 }
695 }
696
697 if (count)
698 radeon_vm_set_pages(rdev, &ib, last_pde, last_pt, count,
699 incr, R600_PTE_VALID);
700
701 if (ib.length_dw != 0) {
702 radeon_asic_vm_pad_ib(rdev, &ib);
703
704 radeon_sync_resv(rdev, &ib.sync, pd->tbo.base.resv, true);
705 WARN_ON(ib.length_dw > ndw);
706 r = radeon_ib_schedule(rdev, &ib, NULL, false);
707 if (r) {
708 radeon_ib_free(rdev, &ib);
709 return r;
710 }
711 ib.fence->is_vm_update = true;
712 radeon_bo_fence(pd, ib.fence, false);
713 }
714 radeon_ib_free(rdev, &ib);
715
716 return 0;
717}
718
719
720
721
722
723
724
725
726
727
728
729
730
731static void radeon_vm_frag_ptes(struct radeon_device *rdev,
732 struct radeon_ib *ib,
733 uint64_t pe_start, uint64_t pe_end,
734 uint64_t addr, uint32_t flags)
735{
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756 uint64_t frag_flags = ((rdev->family == CHIP_CAYMAN) ||
757 (rdev->family == CHIP_ARUBA)) ?
758 R600_PTE_FRAG_256KB : R600_PTE_FRAG_64KB;
759 uint64_t frag_align = ((rdev->family == CHIP_CAYMAN) ||
760 (rdev->family == CHIP_ARUBA)) ? 0x200 : 0x80;
761
762 uint64_t frag_start = ALIGN(pe_start, frag_align);
763 uint64_t frag_end = pe_end & ~(frag_align - 1);
764
765 unsigned count;
766
767
768 if ((flags & R600_PTE_SYSTEM) || !(flags & R600_PTE_VALID) ||
769 (frag_start >= frag_end)) {
770
771 count = (pe_end - pe_start) / 8;
772 radeon_vm_set_pages(rdev, ib, pe_start, addr, count,
773 RADEON_GPU_PAGE_SIZE, flags);
774 return;
775 }
776
777
778 if (pe_start != frag_start) {
779 count = (frag_start - pe_start) / 8;
780 radeon_vm_set_pages(rdev, ib, pe_start, addr, count,
781 RADEON_GPU_PAGE_SIZE, flags);
782 addr += RADEON_GPU_PAGE_SIZE * count;
783 }
784
785
786 count = (frag_end - frag_start) / 8;
787 radeon_vm_set_pages(rdev, ib, frag_start, addr, count,
788 RADEON_GPU_PAGE_SIZE, flags | frag_flags);
789
790
791 if (frag_end != pe_end) {
792 addr += RADEON_GPU_PAGE_SIZE * count;
793 count = (pe_end - frag_end) / 8;
794 radeon_vm_set_pages(rdev, ib, frag_end, addr, count,
795 RADEON_GPU_PAGE_SIZE, flags);
796 }
797}
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814static int radeon_vm_update_ptes(struct radeon_device *rdev,
815 struct radeon_vm *vm,
816 struct radeon_ib *ib,
817 uint64_t start, uint64_t end,
818 uint64_t dst, uint32_t flags)
819{
820 uint64_t mask = RADEON_VM_PTE_COUNT - 1;
821 uint64_t last_pte = ~0, last_dst = ~0;
822 unsigned count = 0;
823 uint64_t addr;
824
825
826 for (addr = start; addr < end; ) {
827 uint64_t pt_idx = addr >> radeon_vm_block_size;
828 struct radeon_bo *pt = vm->page_tables[pt_idx].bo;
829 unsigned nptes;
830 uint64_t pte;
831 int r;
832
833 radeon_sync_resv(rdev, &ib->sync, pt->tbo.base.resv, true);
834 r = dma_resv_reserve_shared(pt->tbo.base.resv, 1);
835 if (r)
836 return r;
837
838 if ((addr & ~mask) == (end & ~mask))
839 nptes = end - addr;
840 else
841 nptes = RADEON_VM_PTE_COUNT - (addr & mask);
842
843 pte = radeon_bo_gpu_offset(pt);
844 pte += (addr & mask) * 8;
845
846 if ((last_pte + 8 * count) != pte) {
847
848 if (count) {
849 radeon_vm_frag_ptes(rdev, ib, last_pte,
850 last_pte + 8 * count,
851 last_dst, flags);
852 }
853
854 count = nptes;
855 last_pte = pte;
856 last_dst = dst;
857 } else {
858 count += nptes;
859 }
860
861 addr += nptes;
862 dst += nptes * RADEON_GPU_PAGE_SIZE;
863 }
864
865 if (count) {
866 radeon_vm_frag_ptes(rdev, ib, last_pte,
867 last_pte + 8 * count,
868 last_dst, flags);
869 }
870
871 return 0;
872}
873
874
875
876
877
878
879
880
881
882
883
884
885
886static void radeon_vm_fence_pts(struct radeon_vm *vm,
887 uint64_t start, uint64_t end,
888 struct radeon_fence *fence)
889{
890 unsigned i;
891
892 start >>= radeon_vm_block_size;
893 end = (end - 1) >> radeon_vm_block_size;
894
895 for (i = start; i <= end; ++i)
896 radeon_bo_fence(vm->page_tables[i].bo, fence, true);
897}
898
899
900
901
902
903
904
905
906
907
908
909
910
911int radeon_vm_bo_update(struct radeon_device *rdev,
912 struct radeon_bo_va *bo_va,
913 struct ttm_resource *mem)
914{
915 struct radeon_vm *vm = bo_va->vm;
916 struct radeon_ib ib;
917 unsigned nptes, ncmds, ndw;
918 uint64_t addr;
919 uint32_t flags;
920 int r;
921
922 if (!bo_va->it.start) {
923 dev_err(rdev->dev, "bo %p don't has a mapping in vm %p\n",
924 bo_va->bo, vm);
925 return -EINVAL;
926 }
927
928 spin_lock(&vm->status_lock);
929 if (mem) {
930 if (list_empty(&bo_va->vm_status)) {
931 spin_unlock(&vm->status_lock);
932 return 0;
933 }
934 list_del_init(&bo_va->vm_status);
935 } else {
936 list_del(&bo_va->vm_status);
937 list_add(&bo_va->vm_status, &vm->cleared);
938 }
939 spin_unlock(&vm->status_lock);
940
941 bo_va->flags &= ~RADEON_VM_PAGE_VALID;
942 bo_va->flags &= ~RADEON_VM_PAGE_SYSTEM;
943 bo_va->flags &= ~RADEON_VM_PAGE_SNOOPED;
944 if (bo_va->bo && radeon_ttm_tt_is_readonly(rdev, bo_va->bo->tbo.ttm))
945 bo_va->flags &= ~RADEON_VM_PAGE_WRITEABLE;
946
947 if (mem) {
948 addr = (u64)mem->start << PAGE_SHIFT;
949 if (mem->mem_type != TTM_PL_SYSTEM)
950 bo_va->flags |= RADEON_VM_PAGE_VALID;
951
952 if (mem->mem_type == TTM_PL_TT) {
953 bo_va->flags |= RADEON_VM_PAGE_SYSTEM;
954 if (!(bo_va->bo->flags & (RADEON_GEM_GTT_WC | RADEON_GEM_GTT_UC)))
955 bo_va->flags |= RADEON_VM_PAGE_SNOOPED;
956
957 } else {
958 addr += rdev->vm_manager.vram_base_offset;
959 }
960 } else {
961 addr = 0;
962 }
963
964 trace_radeon_vm_bo_update(bo_va);
965
966 nptes = bo_va->it.last - bo_va->it.start + 1;
967
968
969
970 ncmds = (nptes >> min(radeon_vm_block_size, 11)) + 1;
971
972
973 ndw = 64;
974
975 flags = radeon_vm_page_flags(bo_va->flags);
976 if ((flags & R600_PTE_GART_MASK) == R600_PTE_GART_MASK) {
977
978 ndw += ncmds * 7;
979
980 } else if (flags & R600_PTE_SYSTEM) {
981
982 ndw += ncmds * 4;
983
984
985 ndw += nptes * 2;
986
987 } else {
988
989 ndw += ncmds * 10;
990
991
992 ndw += 2 * 10;
993 }
994
995
996 if (ndw > 0xfffff)
997 return -ENOMEM;
998
999 r = radeon_ib_get(rdev, R600_RING_TYPE_DMA_INDEX, &ib, NULL, ndw * 4);
1000 if (r)
1001 return r;
1002 ib.length_dw = 0;
1003
1004 if (!(bo_va->flags & RADEON_VM_PAGE_VALID)) {
1005 unsigned i;
1006
1007 for (i = 0; i < RADEON_NUM_RINGS; ++i)
1008 radeon_sync_fence(&ib.sync, vm->ids[i].last_id_use);
1009 }
1010
1011 r = radeon_vm_update_ptes(rdev, vm, &ib, bo_va->it.start,
1012 bo_va->it.last + 1, addr,
1013 radeon_vm_page_flags(bo_va->flags));
1014 if (r) {
1015 radeon_ib_free(rdev, &ib);
1016 return r;
1017 }
1018
1019 radeon_asic_vm_pad_ib(rdev, &ib);
1020 WARN_ON(ib.length_dw > ndw);
1021
1022 r = radeon_ib_schedule(rdev, &ib, NULL, false);
1023 if (r) {
1024 radeon_ib_free(rdev, &ib);
1025 return r;
1026 }
1027 ib.fence->is_vm_update = true;
1028 radeon_vm_fence_pts(vm, bo_va->it.start, bo_va->it.last + 1, ib.fence);
1029 radeon_fence_unref(&bo_va->last_pt_update);
1030 bo_va->last_pt_update = radeon_fence_ref(ib.fence);
1031 radeon_ib_free(rdev, &ib);
1032
1033 return 0;
1034}
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047int radeon_vm_clear_freed(struct radeon_device *rdev,
1048 struct radeon_vm *vm)
1049{
1050 struct radeon_bo_va *bo_va;
1051 int r = 0;
1052
1053 spin_lock(&vm->status_lock);
1054 while (!list_empty(&vm->freed)) {
1055 bo_va = list_first_entry(&vm->freed,
1056 struct radeon_bo_va, vm_status);
1057 spin_unlock(&vm->status_lock);
1058
1059 r = radeon_vm_bo_update(rdev, bo_va, NULL);
1060 radeon_bo_unref(&bo_va->bo);
1061 radeon_fence_unref(&bo_va->last_pt_update);
1062 spin_lock(&vm->status_lock);
1063 list_del(&bo_va->vm_status);
1064 kfree(bo_va);
1065 if (r)
1066 break;
1067
1068 }
1069 spin_unlock(&vm->status_lock);
1070 return r;
1071
1072}
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085int radeon_vm_clear_invalids(struct radeon_device *rdev,
1086 struct radeon_vm *vm)
1087{
1088 struct radeon_bo_va *bo_va;
1089 int r;
1090
1091 spin_lock(&vm->status_lock);
1092 while (!list_empty(&vm->invalidated)) {
1093 bo_va = list_first_entry(&vm->invalidated,
1094 struct radeon_bo_va, vm_status);
1095 spin_unlock(&vm->status_lock);
1096
1097 r = radeon_vm_bo_update(rdev, bo_va, NULL);
1098 if (r)
1099 return r;
1100
1101 spin_lock(&vm->status_lock);
1102 }
1103 spin_unlock(&vm->status_lock);
1104
1105 return 0;
1106}
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118void radeon_vm_bo_rmv(struct radeon_device *rdev,
1119 struct radeon_bo_va *bo_va)
1120{
1121 struct radeon_vm *vm = bo_va->vm;
1122
1123 list_del(&bo_va->bo_list);
1124
1125 mutex_lock(&vm->mutex);
1126 if (bo_va->it.start || bo_va->it.last)
1127 interval_tree_remove(&bo_va->it, &vm->va);
1128
1129 spin_lock(&vm->status_lock);
1130 list_del(&bo_va->vm_status);
1131 if (bo_va->it.start || bo_va->it.last) {
1132 bo_va->bo = radeon_bo_ref(bo_va->bo);
1133 list_add(&bo_va->vm_status, &vm->freed);
1134 } else {
1135 radeon_fence_unref(&bo_va->last_pt_update);
1136 kfree(bo_va);
1137 }
1138 spin_unlock(&vm->status_lock);
1139
1140 mutex_unlock(&vm->mutex);
1141}
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151void radeon_vm_bo_invalidate(struct radeon_device *rdev,
1152 struct radeon_bo *bo)
1153{
1154 struct radeon_bo_va *bo_va;
1155
1156 list_for_each_entry(bo_va, &bo->va, bo_list) {
1157 spin_lock(&bo_va->vm->status_lock);
1158 if (list_empty(&bo_va->vm_status) &&
1159 (bo_va->it.start || bo_va->it.last))
1160 list_add(&bo_va->vm_status, &bo_va->vm->invalidated);
1161 spin_unlock(&bo_va->vm->status_lock);
1162 }
1163}
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173int radeon_vm_init(struct radeon_device *rdev, struct radeon_vm *vm)
1174{
1175 const unsigned align = min(RADEON_VM_PTB_ALIGN_SIZE,
1176 RADEON_VM_PTE_COUNT * 8);
1177 unsigned pd_size, pd_entries, pts_size;
1178 int i, r;
1179
1180 vm->ib_bo_va = NULL;
1181 for (i = 0; i < RADEON_NUM_RINGS; ++i) {
1182 vm->ids[i].id = 0;
1183 vm->ids[i].flushed_updates = NULL;
1184 vm->ids[i].last_id_use = NULL;
1185 }
1186 mutex_init(&vm->mutex);
1187 vm->va = RB_ROOT_CACHED;
1188 spin_lock_init(&vm->status_lock);
1189 INIT_LIST_HEAD(&vm->invalidated);
1190 INIT_LIST_HEAD(&vm->freed);
1191 INIT_LIST_HEAD(&vm->cleared);
1192
1193 pd_size = radeon_vm_directory_size(rdev);
1194 pd_entries = radeon_vm_num_pdes(rdev);
1195
1196
1197 pts_size = pd_entries * sizeof(struct radeon_vm_pt);
1198 vm->page_tables = kzalloc(pts_size, GFP_KERNEL);
1199 if (vm->page_tables == NULL) {
1200 DRM_ERROR("Cannot allocate memory for page table array\n");
1201 return -ENOMEM;
1202 }
1203
1204 r = radeon_bo_create(rdev, pd_size, align, true,
1205 RADEON_GEM_DOMAIN_VRAM, 0, NULL,
1206 NULL, &vm->page_directory);
1207 if (r)
1208 return r;
1209
1210 r = radeon_vm_clear_bo(rdev, vm->page_directory);
1211 if (r) {
1212 radeon_bo_unref(&vm->page_directory);
1213 vm->page_directory = NULL;
1214 return r;
1215 }
1216
1217 return 0;
1218}
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229void radeon_vm_fini(struct radeon_device *rdev, struct radeon_vm *vm)
1230{
1231 struct radeon_bo_va *bo_va, *tmp;
1232 int i, r;
1233
1234 if (!RB_EMPTY_ROOT(&vm->va.rb_root))
1235 dev_err(rdev->dev, "still active bo inside vm\n");
1236
1237 rbtree_postorder_for_each_entry_safe(bo_va, tmp,
1238 &vm->va.rb_root, it.rb) {
1239 interval_tree_remove(&bo_va->it, &vm->va);
1240 r = radeon_bo_reserve(bo_va->bo, false);
1241 if (!r) {
1242 list_del_init(&bo_va->bo_list);
1243 radeon_bo_unreserve(bo_va->bo);
1244 radeon_fence_unref(&bo_va->last_pt_update);
1245 kfree(bo_va);
1246 }
1247 }
1248 list_for_each_entry_safe(bo_va, tmp, &vm->freed, vm_status) {
1249 radeon_bo_unref(&bo_va->bo);
1250 radeon_fence_unref(&bo_va->last_pt_update);
1251 kfree(bo_va);
1252 }
1253
1254 for (i = 0; i < radeon_vm_num_pdes(rdev); i++)
1255 radeon_bo_unref(&vm->page_tables[i].bo);
1256 kfree(vm->page_tables);
1257
1258 radeon_bo_unref(&vm->page_directory);
1259
1260 for (i = 0; i < RADEON_NUM_RINGS; ++i) {
1261 radeon_fence_unref(&vm->ids[i].flushed_updates);
1262 radeon_fence_unref(&vm->ids[i].last_id_use);
1263 }
1264
1265 mutex_destroy(&vm->mutex);
1266}
1267