1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#ifndef IVTV_DRIVER_H
23#define IVTV_DRIVER_H
24
25#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40#include <linux/module.h>
41#include <linux/init.h>
42#include <linux/delay.h>
43#include <linux/sched/signal.h>
44#include <linux/fs.h>
45#include <linux/pci.h>
46#include <linux/interrupt.h>
47#include <linux/spinlock.h>
48#include <linux/i2c.h>
49#include <linux/i2c-algo-bit.h>
50#include <linux/list.h>
51#include <linux/unistd.h>
52#include <linux/pagemap.h>
53#include <linux/scatterlist.h>
54#include <linux/kthread.h>
55#include <linux/mutex.h>
56#include <linux/slab.h>
57#include <linux/uaccess.h>
58#include <asm/byteorder.h>
59
60#include <media/v4l2-common.h>
61#include <media/v4l2-ioctl.h>
62#include <media/v4l2-ctrls.h>
63#include <media/v4l2-device.h>
64#include <media/v4l2-fh.h>
65#include <media/tuner.h>
66#include <media/drv-intf/cx2341x.h>
67#include <media/i2c/ir-kbd-i2c.h>
68
69#include <linux/ivtv.h>
70
71
72#define IVTV_ENCODER_OFFSET 0x00000000
73#define IVTV_ENCODER_SIZE 0x00800000
74#define IVTV_DECODER_OFFSET 0x01000000
75#define IVTV_DECODER_SIZE 0x00800000
76#define IVTV_REG_OFFSET 0x02000000
77#define IVTV_REG_SIZE 0x00010000
78
79
80
81#define IVTV_MAX_CARDS 32
82
83#define IVTV_ENC_STREAM_TYPE_MPG 0
84#define IVTV_ENC_STREAM_TYPE_YUV 1
85#define IVTV_ENC_STREAM_TYPE_VBI 2
86#define IVTV_ENC_STREAM_TYPE_PCM 3
87#define IVTV_ENC_STREAM_TYPE_RAD 4
88#define IVTV_DEC_STREAM_TYPE_MPG 5
89#define IVTV_DEC_STREAM_TYPE_VBI 6
90#define IVTV_DEC_STREAM_TYPE_VOUT 7
91#define IVTV_DEC_STREAM_TYPE_YUV 8
92#define IVTV_MAX_STREAMS 9
93
94#define IVTV_DMA_SG_OSD_ENT (2883584/PAGE_SIZE)
95
96
97#define IVTV_REG_DMAXFER (0x0000)
98#define IVTV_REG_DMASTATUS (0x0004)
99#define IVTV_REG_DECDMAADDR (0x0008)
100#define IVTV_REG_ENCDMAADDR (0x000c)
101#define IVTV_REG_DMACONTROL (0x0010)
102#define IVTV_REG_IRQSTATUS (0x0040)
103#define IVTV_REG_IRQMASK (0x0048)
104
105
106#define IVTV_REG_ENC_SDRAM_REFRESH (0x07F8)
107#define IVTV_REG_ENC_SDRAM_PRECHARGE (0x07FC)
108#define IVTV_REG_DEC_SDRAM_REFRESH (0x08F8)
109#define IVTV_REG_DEC_SDRAM_PRECHARGE (0x08FC)
110#define IVTV_REG_VDM (0x2800)
111#define IVTV_REG_AO (0x2D00)
112#define IVTV_REG_BYTEFLUSH (0x2D24)
113#define IVTV_REG_SPU (0x9050)
114#define IVTV_REG_HW_BLOCKS (0x9054)
115#define IVTV_REG_VPU (0x9058)
116#define IVTV_REG_APU (0xA064)
117
118
119#define IVTV_REG_DEC_LINE_FIELD (0x28C0)
120
121
122extern int ivtv_debug;
123#ifdef CONFIG_VIDEO_ADV_DEBUG
124extern int ivtv_fw_debug;
125#endif
126
127#define IVTV_DBGFLG_WARN (1 << 0)
128#define IVTV_DBGFLG_INFO (1 << 1)
129#define IVTV_DBGFLG_MB (1 << 2)
130#define IVTV_DBGFLG_IOCTL (1 << 3)
131#define IVTV_DBGFLG_FILE (1 << 4)
132#define IVTV_DBGFLG_DMA (1 << 5)
133#define IVTV_DBGFLG_IRQ (1 << 6)
134#define IVTV_DBGFLG_DEC (1 << 7)
135#define IVTV_DBGFLG_YUV (1 << 8)
136#define IVTV_DBGFLG_I2C (1 << 9)
137
138#define IVTV_DBGFLG_HIGHVOL (1 << 10)
139
140#define IVTV_DEBUG(x, type, fmt, args...) \
141 do { \
142 if ((x) & ivtv_debug) \
143 v4l2_info(&itv->v4l2_dev, " " type ": " fmt , ##args); \
144 } while (0)
145#define IVTV_DEBUG_WARN(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_WARN, "warn", fmt , ## args)
146#define IVTV_DEBUG_INFO(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_INFO, "info", fmt , ## args)
147#define IVTV_DEBUG_MB(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_MB, "mb", fmt , ## args)
148#define IVTV_DEBUG_DMA(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_DMA, "dma", fmt , ## args)
149#define IVTV_DEBUG_IOCTL(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_IOCTL, "ioctl", fmt , ## args)
150#define IVTV_DEBUG_FILE(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_FILE, "file", fmt , ## args)
151#define IVTV_DEBUG_I2C(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_I2C, "i2c", fmt , ## args)
152#define IVTV_DEBUG_IRQ(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_IRQ, "irq", fmt , ## args)
153#define IVTV_DEBUG_DEC(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_DEC, "dec", fmt , ## args)
154#define IVTV_DEBUG_YUV(fmt, args...) IVTV_DEBUG(IVTV_DBGFLG_YUV, "yuv", fmt , ## args)
155
156#define IVTV_DEBUG_HIGH_VOL(x, type, fmt, args...) \
157 do { \
158 if (((x) & ivtv_debug) && (ivtv_debug & IVTV_DBGFLG_HIGHVOL)) \
159 v4l2_info(&itv->v4l2_dev, " " type ": " fmt , ##args); \
160 } while (0)
161#define IVTV_DEBUG_HI_WARN(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_WARN, "warn", fmt , ## args)
162#define IVTV_DEBUG_HI_INFO(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_INFO, "info", fmt , ## args)
163#define IVTV_DEBUG_HI_MB(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_MB, "mb", fmt , ## args)
164#define IVTV_DEBUG_HI_DMA(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_DMA, "dma", fmt , ## args)
165#define IVTV_DEBUG_HI_IOCTL(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_IOCTL, "ioctl", fmt , ## args)
166#define IVTV_DEBUG_HI_FILE(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_FILE, "file", fmt , ## args)
167#define IVTV_DEBUG_HI_I2C(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_I2C, "i2c", fmt , ## args)
168#define IVTV_DEBUG_HI_IRQ(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_IRQ, "irq", fmt , ## args)
169#define IVTV_DEBUG_HI_DEC(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_DEC, "dec", fmt , ## args)
170#define IVTV_DEBUG_HI_YUV(fmt, args...) IVTV_DEBUG_HIGH_VOL(IVTV_DBGFLG_YUV, "yuv", fmt , ## args)
171
172
173#define IVTV_ERR(fmt, args...) v4l2_err(&itv->v4l2_dev, fmt , ## args)
174#define IVTV_WARN(fmt, args...) v4l2_warn(&itv->v4l2_dev, fmt , ## args)
175#define IVTV_INFO(fmt, args...) v4l2_info(&itv->v4l2_dev, fmt , ## args)
176
177
178#define OUT_NONE 0
179#define OUT_MPG 1
180#define OUT_YUV 2
181#define OUT_UDMA_YUV 3
182#define OUT_PASSTHROUGH 4
183
184#define IVTV_MAX_PGM_INDEX (400)
185
186
187#define IVTV_DEFAULT_I2C_CLOCK_PERIOD 20
188
189struct ivtv_options {
190 int kilobytes[IVTV_MAX_STREAMS];
191 int cardtype;
192 int tuner;
193 int radio;
194 int newi2c;
195 int i2c_clock_period;
196};
197
198
199struct ivtv_mailbox {
200 u32 flags;
201 u32 cmd;
202 u32 retval;
203 u32 timeout;
204 u32 data[CX2341X_MBOX_MAX_DATA];
205};
206
207struct ivtv_api_cache {
208 unsigned long last_jiffies;
209 u32 data[CX2341X_MBOX_MAX_DATA];
210};
211
212struct ivtv_mailbox_data {
213 volatile struct ivtv_mailbox __iomem *mbox;
214
215
216 unsigned long busy;
217 u8 max_mbox;
218};
219
220
221#define IVTV_F_B_NEED_BUF_SWAP (1 << 0)
222
223
224#define IVTV_F_S_DMA_PENDING 0
225#define IVTV_F_S_DMA_HAS_VBI 1
226#define IVTV_F_S_NEEDS_DATA 2
227
228#define IVTV_F_S_CLAIMED 3
229#define IVTV_F_S_STREAMING 4
230#define IVTV_F_S_INTERNAL_USE 5
231#define IVTV_F_S_PASSTHROUGH 6
232#define IVTV_F_S_STREAMOFF 7
233#define IVTV_F_S_APPL_IO 8
234
235#define IVTV_F_S_PIO_PENDING 9
236#define IVTV_F_S_PIO_HAS_VBI 1
237
238
239#define IVTV_F_I_DMA 0
240#define IVTV_F_I_UDMA 1
241#define IVTV_F_I_UDMA_PENDING 2
242#define IVTV_F_I_SPEED_CHANGE 3
243#define IVTV_F_I_EOS 4
244#define IVTV_F_I_RADIO_USER 5
245#define IVTV_F_I_DIG_RST 6
246#define IVTV_F_I_DEC_YUV 7
247#define IVTV_F_I_UPDATE_CC 9
248#define IVTV_F_I_UPDATE_WSS 10
249#define IVTV_F_I_UPDATE_VPS 11
250#define IVTV_F_I_DECODING_YUV 12
251#define IVTV_F_I_ENC_PAUSED 13
252#define IVTV_F_I_VALID_DEC_TIMINGS 14
253#define IVTV_F_I_HAVE_WORK 15
254#define IVTV_F_I_WORK_HANDLER_VBI 16
255#define IVTV_F_I_WORK_HANDLER_YUV 17
256#define IVTV_F_I_WORK_HANDLER_PIO 18
257#define IVTV_F_I_PIO 19
258#define IVTV_F_I_DEC_PAUSED 20
259#define IVTV_F_I_INITED 21
260#define IVTV_F_I_FAILED 22
261#define IVTV_F_I_WORK_HANDLER_PCM 23
262
263
264#define IVTV_F_I_EV_DEC_STOPPED 28
265#define IVTV_F_I_EV_VSYNC 29
266#define IVTV_F_I_EV_VSYNC_FIELD 30
267#define IVTV_F_I_EV_VSYNC_ENABLED 31
268
269
270struct ivtv_sg_element {
271 __le32 src;
272 __le32 dst;
273 __le32 size;
274};
275
276struct ivtv_sg_host_element {
277 u32 src;
278 u32 dst;
279 u32 size;
280};
281
282struct ivtv_user_dma {
283 struct mutex lock;
284 int page_count;
285 struct page *map[IVTV_DMA_SG_OSD_ENT];
286
287 struct page *bouncemap[IVTV_DMA_SG_OSD_ENT];
288
289
290 struct ivtv_sg_element SGarray[IVTV_DMA_SG_OSD_ENT];
291 dma_addr_t SG_handle;
292 int SG_length;
293
294
295 struct scatterlist SGlist[IVTV_DMA_SG_OSD_ENT];
296};
297
298struct ivtv_dma_page_info {
299 unsigned long uaddr;
300 unsigned long first;
301 unsigned long last;
302 unsigned int offset;
303 unsigned int tail;
304 int page_count;
305};
306
307struct ivtv_buffer {
308 struct list_head list;
309 dma_addr_t dma_handle;
310 unsigned short b_flags;
311 unsigned short dma_xfer_cnt;
312 char *buf;
313 u32 bytesused;
314 u32 readpos;
315};
316
317struct ivtv_queue {
318 struct list_head list;
319 u32 buffers;
320 u32 length;
321 u32 bytesused;
322};
323
324struct ivtv;
325
326struct ivtv_stream {
327
328
329 struct video_device vdev;
330 struct ivtv *itv;
331 const char *name;
332 int type;
333 u32 caps;
334
335 struct v4l2_fh *fh;
336 spinlock_t qlock;
337 unsigned long s_flags;
338 int dma;
339 u32 pending_offset;
340 u32 pending_backup;
341 u64 pending_pts;
342
343 u32 dma_offset;
344 u32 dma_backup;
345 u64 dma_pts;
346
347 int subtype;
348 wait_queue_head_t waitq;
349 u32 dma_last_offset;
350
351
352 u32 buffers;
353 u32 buf_size;
354 u32 buffers_stolen;
355
356
357 struct ivtv_queue q_free;
358 struct ivtv_queue q_full;
359 struct ivtv_queue q_io;
360 struct ivtv_queue q_dma;
361 struct ivtv_queue q_predma;
362
363
364
365 u16 dma_xfer_cnt;
366
367
368 struct ivtv_sg_host_element *sg_pending;
369 struct ivtv_sg_host_element *sg_processing;
370 struct ivtv_sg_element *sg_dma;
371 dma_addr_t sg_handle;
372 int sg_pending_size;
373 int sg_processing_size;
374 int sg_processed;
375
376
377 struct scatterlist *SGlist;
378};
379
380struct ivtv_open_id {
381 struct v4l2_fh fh;
382 int type;
383 int yuv_frames;
384 struct ivtv *itv;
385};
386
387static inline struct ivtv_open_id *fh2id(struct v4l2_fh *fh)
388{
389 return container_of(fh, struct ivtv_open_id, fh);
390}
391
392struct yuv_frame_info
393{
394 u32 update;
395 s32 src_x;
396 s32 src_y;
397 u32 src_w;
398 u32 src_h;
399 s32 dst_x;
400 s32 dst_y;
401 u32 dst_w;
402 u32 dst_h;
403 s32 pan_x;
404 s32 pan_y;
405 u32 vis_w;
406 u32 vis_h;
407 u32 interlaced_y;
408 u32 interlaced_uv;
409 s32 tru_x;
410 u32 tru_w;
411 u32 tru_h;
412 u32 offset_y;
413 s32 lace_mode;
414 u32 sync_field;
415 u32 delay;
416 u32 interlaced;
417};
418
419#define IVTV_YUV_MODE_INTERLACED 0x00
420#define IVTV_YUV_MODE_PROGRESSIVE 0x01
421#define IVTV_YUV_MODE_AUTO 0x02
422#define IVTV_YUV_MODE_MASK 0x03
423
424#define IVTV_YUV_SYNC_EVEN 0x00
425#define IVTV_YUV_SYNC_ODD 0x04
426#define IVTV_YUV_SYNC_MASK 0x04
427
428#define IVTV_YUV_BUFFERS 8
429
430struct yuv_playback_info
431{
432 u32 reg_2834;
433 u32 reg_2838;
434 u32 reg_283c;
435 u32 reg_2840;
436 u32 reg_2844;
437 u32 reg_2848;
438 u32 reg_2854;
439 u32 reg_285c;
440 u32 reg_2864;
441
442 u32 reg_2870;
443 u32 reg_2874;
444 u32 reg_2890;
445 u32 reg_2898;
446 u32 reg_289c;
447
448 u32 reg_2918;
449 u32 reg_291c;
450 u32 reg_2920;
451 u32 reg_2924;
452 u32 reg_2928;
453 u32 reg_292c;
454 u32 reg_2930;
455
456 u32 reg_2934;
457
458 u32 reg_2938;
459 u32 reg_293c;
460 u32 reg_2940;
461 u32 reg_2944;
462 u32 reg_2948;
463 u32 reg_294c;
464 u32 reg_2950;
465 u32 reg_2954;
466 u32 reg_2958;
467 u32 reg_295c;
468 u32 reg_2960;
469 u32 reg_2964;
470 u32 reg_2968;
471 u32 reg_296c;
472
473 u32 reg_2970;
474
475 int v_filter_1;
476 int v_filter_2;
477 int h_filter;
478
479 u8 track_osd;
480
481 u32 osd_x_offset;
482 u32 osd_y_offset;
483
484 u32 osd_x_pan;
485 u32 osd_y_pan;
486
487 u32 osd_vis_w;
488 u32 osd_vis_h;
489
490 u32 osd_full_w;
491 u32 osd_full_h;
492
493 int decode_height;
494
495 int lace_mode;
496 int lace_threshold;
497 int lace_sync_field;
498
499 atomic_t next_dma_frame;
500 atomic_t next_fill_frame;
501
502 u32 yuv_forced_update;
503 int update_frame;
504
505 u8 fields_lapsed;
506
507 struct yuv_frame_info new_frame_info[IVTV_YUV_BUFFERS];
508 struct yuv_frame_info old_frame_info;
509 struct yuv_frame_info old_frame_info_args;
510
511 void *blanking_ptr;
512 dma_addr_t blanking_dmaptr;
513
514 int stream_size;
515
516 u8 draw_frame;
517 u8 max_frames_buffered;
518
519 struct v4l2_rect main_rect;
520 u32 v4l2_src_w;
521 u32 v4l2_src_h;
522
523 u8 running;
524};
525
526#define IVTV_VBI_FRAMES 32
527
528
529struct vbi_cc {
530 u8 odd[2];
531 u8 even[2]; ;
532};
533
534struct vbi_vps {
535 u8 data[5];
536};
537
538struct vbi_info {
539
540
541 u32 raw_decoder_line_size;
542 u8 raw_decoder_sav_odd_field;
543 u8 raw_decoder_sav_even_field;
544 u32 sliced_decoder_line_size;
545 u8 sliced_decoder_sav_odd_field;
546 u8 sliced_decoder_sav_even_field;
547
548 u32 start[2];
549 u32 count;
550 u32 raw_size;
551 u32 sliced_size;
552
553 u32 dec_start;
554 u32 enc_start;
555 u32 enc_size;
556 int fpi;
557
558 struct v4l2_format in;
559 struct v4l2_sliced_vbi_format *sliced_in;
560 int insert_mpeg;
561
562
563
564 u32 frame;
565
566
567
568
569 struct vbi_cc cc_payload[256];
570
571
572 int cc_payload_idx;
573 u8 cc_missing_cnt;
574 int wss_payload;
575 u8 wss_missing_cnt;
576 struct vbi_vps vps_payload;
577
578
579
580 struct v4l2_sliced_vbi_data sliced_data[36];
581 struct v4l2_sliced_vbi_data sliced_dec_data[36];
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598 u8 *sliced_mpeg_data[IVTV_VBI_FRAMES];
599 u32 sliced_mpeg_size[IVTV_VBI_FRAMES];
600 struct ivtv_buffer sliced_mpeg_buf;
601 u32 inserted_frame;
602
603};
604
605
606struct ivtv_card;
607
608
609struct ivtv {
610
611 struct pci_dev *pdev;
612 const struct ivtv_card *card;
613 const char *card_name;
614 const struct ivtv_card_tuner_i2c *card_i2c;
615 u8 has_cx23415;
616 u8 pvr150_workaround;
617 u8 nof_inputs;
618 u8 nof_audio_inputs;
619 u32 v4l2_cap;
620 u32 hw_flags;
621 v4l2_std_id tuner_std;
622 struct v4l2_subdev *sd_video;
623 struct v4l2_subdev *sd_audio;
624 struct v4l2_subdev *sd_muxer;
625 resource_size_t base_addr;
626 volatile void __iomem *enc_mem;
627 volatile void __iomem *dec_mem;
628 volatile void __iomem *reg_mem;
629 struct ivtv_options options;
630
631 struct v4l2_device v4l2_dev;
632 struct cx2341x_handler cxhdl;
633 struct {
634
635 struct v4l2_ctrl *ctrl_pts;
636 struct v4l2_ctrl *ctrl_frame;
637 };
638 struct {
639
640 struct v4l2_ctrl *ctrl_audio_playback;
641 struct v4l2_ctrl *ctrl_audio_multilingual_playback;
642 };
643 struct v4l2_ctrl_handler hdl_gpio;
644 struct v4l2_subdev sd_gpio;
645 u16 instance;
646
647
648 unsigned long i_flags;
649 u8 is_50hz;
650 u8 is_60hz ;
651 u8 is_out_50hz ;
652 u8 is_out_60hz ;
653 int output_mode;
654 u32 audio_input;
655 u32 active_input;
656 u32 active_output;
657 v4l2_std_id std;
658 v4l2_std_id std_out;
659 u8 audio_stereo_mode;
660 u8 audio_bilingual_mode;
661
662
663 spinlock_t lock;
664 struct mutex serialize_lock;
665
666
667 int stream_buf_size[IVTV_MAX_STREAMS];
668 struct ivtv_stream streams[IVTV_MAX_STREAMS];
669 atomic_t capturing;
670 atomic_t decoding;
671
672
673 struct snd_ivtv_card *alsa;
674 void (*pcm_announce_callback)(struct snd_ivtv_card *card, u8 *pcm_data,
675 size_t num_bytes);
676
677
678 struct work_struct request_module_wk;
679
680
681 u32 irqmask;
682 u32 irq_rr_idx;
683 struct kthread_worker irq_worker;
684 struct task_struct *irq_worker_task;
685 struct kthread_work irq_work;
686 spinlock_t dma_reg_lock;
687 int cur_dma_stream;
688 int cur_pio_stream;
689 u32 dma_data_req_offset;
690 u32 dma_data_req_size;
691 int dma_retries;
692 struct ivtv_user_dma udma;
693 struct timer_list dma_timer;
694 u32 last_vsync_field;
695 wait_queue_head_t dma_waitq;
696 wait_queue_head_t eos_waitq;
697 wait_queue_head_t event_waitq;
698 wait_queue_head_t vsync_waitq;
699
700
701
702 struct ivtv_mailbox_data enc_mbox;
703 struct ivtv_mailbox_data dec_mbox;
704 struct ivtv_api_cache api_cache[256];
705
706
707
708 struct i2c_adapter i2c_adap;
709 struct i2c_algo_bit_data i2c_algo;
710 struct i2c_client i2c_client;
711 int i2c_state;
712 struct mutex i2c_bus_lock;
713
714 struct IR_i2c_init_data ir_i2c_init_data;
715
716
717 u32 pgm_info_offset;
718 u32 pgm_info_num;
719 u32 pgm_info_write_idx;
720 u32 pgm_info_read_idx;
721 struct v4l2_enc_idx_entry pgm_info[IVTV_MAX_PGM_INDEX];
722
723
724
725 u32 open_id;
726 int search_pack_header;
727 int speed;
728 u8 speed_mute_audio;
729 u64 mpg_data_received;
730 u64 vbi_data_inserted;
731 u32 last_dec_timing[3];
732 unsigned long dualwatch_jiffies;
733 u32 dualwatch_stereo_mode;
734
735
736
737 struct vbi_info vbi;
738
739
740
741 struct yuv_playback_info yuv_info;
742
743
744
745 unsigned long osd_video_pbase;
746 int osd_global_alpha_state;
747 int osd_local_alpha_state;
748 int osd_chroma_key_state;
749 u8 osd_global_alpha;
750 u32 osd_chroma_key;
751 struct v4l2_rect osd_rect;
752 struct v4l2_rect main_rect;
753 struct osd_info *osd_info;
754 void (*ivtvfb_restore)(struct ivtv *itv);
755};
756
757static inline struct ivtv *to_ivtv(struct v4l2_device *v4l2_dev)
758{
759 return container_of(v4l2_dev, struct ivtv, v4l2_dev);
760}
761
762
763extern int (*ivtv_ext_init)(struct ivtv *);
764
765
766extern int ivtv_first_minor;
767
768
769
770
771void ivtv_set_irq_mask(struct ivtv *itv, u32 mask);
772void ivtv_clear_irq_mask(struct ivtv *itv, u32 mask);
773
774
775int ivtv_set_output_mode(struct ivtv *itv, int mode);
776
777
778struct ivtv_stream *ivtv_get_output_stream(struct ivtv *itv);
779
780
781int ivtv_msleep_timeout(unsigned int msecs, int intr);
782
783
784int ivtv_waitq(wait_queue_head_t *waitq);
785
786
787struct tveeprom;
788void ivtv_read_eeprom(struct ivtv *itv, struct tveeprom *tv);
789
790
791int ivtv_init_on_first_open(struct ivtv *itv);
792
793
794static inline int ivtv_raw_vbi(const struct ivtv *itv)
795{
796 return itv->vbi.in.type == V4L2_BUF_TYPE_VBI_CAPTURE;
797}
798
799
800
801
802
803
804
805
806
807
808#define write_sync(val, reg) \
809 do { writel(val, reg); readl(reg); } while (0)
810
811#define read_reg(reg) readl(itv->reg_mem + (reg))
812#define write_reg(val, reg) writel(val, itv->reg_mem + (reg))
813#define write_reg_sync(val, reg) \
814 do { write_reg(val, reg); read_reg(reg); } while (0)
815
816#define read_enc(addr) readl(itv->enc_mem + (u32)(addr))
817#define write_enc(val, addr) writel(val, itv->enc_mem + (u32)(addr))
818#define write_enc_sync(val, addr) \
819 do { write_enc(val, addr); read_enc(addr); } while (0)
820
821#define read_dec(addr) readl(itv->dec_mem + (u32)(addr))
822#define write_dec(val, addr) writel(val, itv->dec_mem + (u32)(addr))
823#define write_dec_sync(val, addr) \
824 do { write_dec(val, addr); read_dec(addr); } while (0)
825
826
827
828#define ivtv_call_hw(itv, hw, o, f, args...) \
829 v4l2_device_mask_call_all(&(itv)->v4l2_dev, hw, o, f, ##args)
830
831#define ivtv_call_all(itv, o, f, args...) ivtv_call_hw(itv, 0, o, f , ##args)
832
833
834
835
836#define ivtv_call_hw_err(itv, hw, o, f, args...) \
837 v4l2_device_mask_call_until_err(&(itv)->v4l2_dev, hw, o, f, ##args)
838
839#define ivtv_call_all_err(itv, o, f, args...) ivtv_call_hw_err(itv, 0, o, f , ##args)
840
841#endif
842